T-8110L AGERE [Agere Systems], T-8110L Datasheet - Page 92
T-8110L
Manufacturer Part Number
T-8110L
Description
Manufacturer
AGERE [Agere Systems]
Datasheet
1.T-8110L.pdf
(164 pages)
- Current page: 92 of 164
- Download datasheet (3Mb)
Ambassador T8110L H.100/H.110 Switch
10 Error Reporting and Interrupt Control
10.1 Interrupt Control Registers
10.1.2 Interrupts Via External GP[7:0]
10.1.2.1 GPIO Interrupt Pending Register
The GPIO interrupt pending register stores detected interrupts via the GP[7:0] signals. The user can clear specific
pending bits by writing 1 to that bit (write 1 to clear). Interrupts via these signals are maskable via the GPIO inter-
rupt enable register.
Table 76. GPIO Interrupt Pending Register
92
Address
0x00604 GPIO Interrupt Pending
0x00605 GPIO Interrupt Enable
Byte
Name
Bit(s) Mnemonic
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
(continued)
JG7OB
JG6OB
JG5OB
JG4OB
JG3OB
JG2OB
JG1OB
JG0OB
JG7EB
JG6EB
JG5EB
JG4EB
JG3EB
JG2EB
JG1EB
JG0EB
(continued)
Value
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
No pending interrupts via GP7 (default).
Pending interrupt via GP7.
No pending interrupts via GP6 (default).
Pending interrupt via GP6.
No pending interrupts via GP5 (default).
Pending interrupt via GP5.
No pending interrupts via GP4 (default).
Pending interrupt via GP4.
No pending interrupts via GP3 (default).
Pending interrupt via GP3.
No pending interrupts via GP2 (default).
Pending interrupt via GP2.
No pending interrupts via GP1 (default).
Pending interrupt via GP1.
No pending interrupts via GP0 (default).
Pending interrupt via GP0.
Disable (mask) interrupts via GP7 (default).
Enable (unmask) interrupts via GP7.
Disable (mask) interrupts via GP6 (default).
Enable (unmask) interrupts via GP6.
Disable (mask) interrupts via GP5 (default).
Enable (unmask) interrupts via GP5.
Disable (mask) interrupts via GP4 (default).
Enable (unmask) interrupts via GP4.
Disable (mask) interrupts via GP3 (default).
Enable (unmask) interrupts via GP3.
Disable (mask) interrupts via GP2 (default).
Enable (unmask) interrupts via GP2.
Disable (mask) interrupts via GP1 (default).
Enable (unmask) interrupts via GP1.
Disable (mask) interrupts via GP0 (default).
Enable (unmask) interrupts via GP0.
Function
Agere Systems Inc.
February 2004
Related parts for T-8110L
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Inverter Transformer
Manufacturer:
RHOMBUS-IND [Rhombus Industries Inc.]
Datasheet:
Part Number:
Description:
Power Modules DC/DC Converters
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
InGaAs Avalanche Photodetector
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Ringing Access Switch
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential receiver
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
ORCA feild-programmable gate array. Voltage 3.3 V.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad differential driver. Intern. term. none. Surge-protection no.
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
Quad Differential Line Receivers
Manufacturer:
Agere Systems
Datasheet:
Part Number:
Description:
4096-channel, 32-highway time-slot interchager
Manufacturer:
Agere Systems
Datasheet: