R8A66597BG RENESAS [Renesas Technology Corp], R8A66597BG Datasheet - Page 103

no-image

R8A66597BG

Manufacturer Part Number
R8A66597BG
Description
ASSP (USB2.0 2 Port Host/1 Port Peripheral Controller)
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R8A66597BG
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
R8A66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
R8A66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8A66597FP/DFP/BG
2.17.12 Buffer status bit (BSTS)
2.17.13 CSPLIT status clear bit of split transaction (CSCLR)
2.17.14 Split Transaction C-SPLIT status bit of split transaction (CSSTS)
2.17.15 Auto buffer clear mode (ACLRM)
This bit can be modified when "CSSTS=0", "PID=NAK", and the pipe in the CURPIPE bit is not written. To modify this bit after
modifying the PID bit of the pipe from "BUF" to "NAK" check that "CSSTS=0" and "PBUSY=0", and modify the bit. However,
when the controller has modified the PID bit to "NAK", it is not necessary to check the PBUSY bit.
2.17.16 Clear bit of sequence toggle bit (SQCLR)
2.17.17 Set bit of sequence toggle bit (SQSET)
2.17.18 Monitor bit of sequence toggle bit (SQMON)
2.17.19 Pipe busy bit (PBUSY)
2.17.20 Response PID bit (PID)
R e v 1 . 0 1
No.
(1)
(2)
(3)
(4)
All content from the FIFO buffer allocated to the pipe
When the Host Controller function is selected, interval count
value if the pipe of transfer type interrupt
Internal flag related to BFRE bit
Internal flag related to transaction count
Refer to 2.17.7.
Refer to 2.17.8.
Refer to 2.17.9.
Refer to 2.17.10.
Refer to 2.17.11.
Refer to 2.17.1.
Refer to 2.17.3.
Refer to 2.17.4.
To delete all content from the FIFO buffer allocated to the pipe, write "1" and "0" sequentially in the ACLRM bit. When
"1" and "0" are written sequentially to this bit, the contents to be cleared by the controller and the cases when the items
need to be cleared are shown in Table 2.21.
O c t 1 7 , 2 0 0 8
Contents cleared by ACLRM bit operation
Table 2.21 Contents cleared by the controller if writing "ACLRM=1"
p a g e 1 0 3 o f 1 8 3
To reset the value of interval count
While modifying the BFRE bit setup value
If there is a forceful termination of transaction count
function
Instances when clearing the contents is necessary

Related parts for R8A66597BG