R8A66597BG RENESAS [Renesas Technology Corp], R8A66597BG Datasheet - Page 22

no-image

R8A66597BG

Manufacturer Part Number
R8A66597BG
Description
ASSP (USB2.0 2 Port Host/1 Port Peripheral Controller)
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
R8A66597BG
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
R8A66597BG
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
R8A66597BG#DF1S
Manufacturer:
Renesas Electronics America
Quantity:
10 000
R8A66597FP/DFP/BG
♦ Port1 System configuration control register [SYSCFG1]
Remarks
None
2.3.9
2.3.10 CS_N Restoration disabled bit (PCSDIS)
R e v 1 . 0 1
15-13 Unassigned. Fix to "0".
11-10 Unassigned. Fix to "0".
4-0 Unassigned. Fix to "0".
Bit
12
9
8
7
6
5
15
?
?
CNTFLG
Auto clock monitor
PCSDIS
Restoration from low power sleep
mode by CS N disabled
LPSME
Low power sleep mode enabled
HSE
Port1 Hi-Speed operations enabled
Unassigned. Fix to "0".
DRPD
D+/D- line resistance control of
Port1
Auto clock monitoring bit (CNTFLG)
This bit sets "1" when the clock restoration process is being executed by the controller. This bit is modified from "0" to
"1" when the clock restoration process by the controller is started, and after the clock is restored and when "SCKE=1",
"1" is modified to "0".
This bit enables or disables the falling edge of CS_N as an event to shift the controller from low power sleep mode to
normal status. Refer to Table 2.7 for the difference in restoration events according to the setup value of this bit.
14
O c t 1 7 , 2 0 0 8
?
?
13
?
?
Name
CNTFLG
12
0
-
p a g e 2 2 o f 1 8 3
11
?
?
Displays whether auto clock setup process is
currently being executed.
0: Auto clock process complete or clock stopped
1: Auto clock processing
Specifies whether restoration from low power sleep
mode is possible due to fall in CS_N.
0: Restoration enabled due to CS_N
1: Restoration disabled due to CS_N
Specifies whether the controller can shift to low
power sleep mode when the clock is being stopped.
0: Low power sleep mode disabled
1: Low power sleep mode enabled
Enables Port1 Hi-Speed operations when the Host
Controller function is selected.
0: Hi-Speed operations disabled (Full-/Low-Speed)
1: Hi-Speed operations enabled (controller detects)
Specifies whether D+/D- line pull-down for the Host
Controller function of Port1 is disabled or enabled
0: Pull-down disabled
1: Pull-down enabled
10
?
?
PCSDIS
9
0
-
LPSME HSE
8
0
-
Function
7
0
-
6
?
?
DRPD
5
0
-
4
?
?
Software Hardware Remarks
R/W
R/W
R/W
R/W
3
?
?
R
2
?
?
W
R
R
R
R
<Address: 02H>
1
?
?
"0" when
"0" when
(Write to
(Write to
P)
P)
H
H
0
?
?

Related parts for R8A66597BG