DS3172 Maxim Integrated, DS3172 Datasheet - Page 36

no-image

DS3172

Manufacturer Part Number
DS3172
Description
Network Controller & Processor ICs Dual DS3/E3 Single Chip Transceiver
Manufacturer
Maxim Integrated
Datasheet

Specifications of DS3172

Part # Aliases
90-31720-000

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS3172+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS3172N+
Manufacturer:
Maxim Integrated
Quantity:
10 000
8.3 Pin Functional Timing
8.3.1
8.3.1.1
There is no suggested time alignment between the TXPn, TXNn and TX LINE signals and the TLCLKn clock signal.
The TX DATA signal is not a readily available signal, it is meant to represent the data value of the other signals.
The TXPn and TXNn signals are only available when the line is in B3ZS/HDB3 or AMI mode and the LIU is
enabled. The TPOSn, TNEGn and TLCLKn signals are only available when the line is in B3ZS/HDB3 or AMI mode
and the transmit line pins are enabled. The TPOSn, TNEGn and TLCLKn pins can be enabled at the same as the
LIU is enabled.
The TPOSn and TNEGn signals change a small delay after the positive edge of the reference clock if the clock pin
is not inverted; otherwise they change after the negative edge. The TLCLKn clock pin is the clock reference
typically used for the TPOSn and TNEGn signals, but they can be time referenced to the TCLKIn, TCLKOn,
RLCLKn or RCLKOn clock pins. The TPOSn and TNEGn pins can be inverted, but the polarity of TXPn and TXNn
cannot be inverted.
TXPn and TXNn are differential analog output pins. They are biased around ½ VDD and pulse above and below
the bias voltage by about 1 Volt. These signals are connected to the windings of a 1:2 step down transformer and
the other winding of the transformer creates the TX LINE signal. The TX LINE signal is a bipolar signal that pulses
about 1 Volt positive and 1 Volt negative above and below ground (0 volts). See
external connections.
Figure 8-1
Figure 8-1. TX Line IO B3ZS Functional Timing Diagram
(TX DATA)
(TX LINE)
TLCLK
TNEG
TPOS
Line IO
TXN
TXP
B3ZS/HDB3/AMI Mode Transmit Pin Functional Timing
and
Figure 8-2
0 V
BIAS V
+
show the relationship between the analog and the digital outputs.
-
B
B
B
B
V
V
V
V
36
B3ZS CODEWORD
Figure 1-1
for a diagram of the

Related parts for DS3172