MPC8272ADS Freescale Semiconductor, MPC8272ADS Datasheet - Page 46

• Manufacturer Part Number: MPC8272ADS
• Description: KIT DEVELOPMENT MPC8272
• Manufacturer: Freescale Semiconductor
• Type: MPUr

Specifications of MPC8272ADS

• Contents: Board
• For Use With/related Products: MPC8272
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Reset and Reset Configuration
The configuration master is determined upon the rising edge of PORST, according to the
state of RSTCONF signal, driven low on this board, to set the MPC8272 as a configuration
master.
After power-on reset negates, the hard-reset sequence starts, during which many other
different options are configured. Among these options are additional clock configuration
bits PCI_MODCKH(0:3), the most significant bits of the MODCK field, which determine
additional options for the clock generator. Although these bits are sampled whenever the
hard-reset sequence is entered, they are influential only once, after power-on reset. If a hard
reset sequence is entered later, MODCKH(0:3), although sampled, are 'don’t care'.
The PCI_MODCK signal, which is sampled concurrently with the PCI_MODCK(0:3) pins,
determines the PCI bus clock frequency (see Section 5.2.2, “PCI Clock”). When set high,
it divides the PCI bus frequency by two. When reset low, the PCI bus frequency is as
determined by the MODCK(1:3) and PCI_MODCKH(0:3) signals.
5.1.3
Hard reset may be generated on the MPC8272ADS by the following sources:
Hard-reset, when generated, causes the MPC8272 to reset all its internal hardware except
for PLL logic, re-acquires the Hard-reset configuration from its current source, and jumps
to the Reset vector in the exception table. Since hard-reset resets also the refresh logic for
dynamic RAMs, their content is lost as well.
HRESET when asserted, is extended internally by the MPC8272 for additional 512 bus
clock cycles at the end of which the MPC8272 waits for 16 bus clock cycles and then
re-checks the state of the HRESET line.
HRESET is an open-drain signal and must be driven with an open-drain gate by whichever
external source is driving it. Otherwise, contention occurs over that line, which might cause
permanent damage to either board logic or to the MPC8272 itself.
5.1.3.1
To provide convenient hard-reset capability for a COP/JTAG controller, HRESET line
appears at the COP/JTAG port connector. The COP/JTAG controller may directly generate
hard-reset by asserting (low) this line.
• COP/JTAG port
• Manual hard reset
• MPC8272’s internal sources
Hard Reset
COP/JTAG Port Hard Reset
MPC8272ADS User Guide