STLC5465B STMicroelectronics, STLC5465B Datasheet - Page 25

no-image

STLC5465B

Manufacturer Part Number
STLC5465B
Description
Telecom ICs Multi-HDLC Sw Matrix
Manufacturer
STMicroelectronics
Type
Telecom IC - Variousr
Datasheet

Specifications of STLC5465B

Operating Supply Voltage
4.75 V to 5.25 V
Operating Temperature Range
- 40 C to + 85 C
Mounting Style
SMD/SMT
Package / Case
PQFP-160
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
STLC5465B
Manufacturer:
ST
Quantity:
1 831
Part Number:
STLC5465B
Manufacturer:
ST
Quantity:
20 000
Part Number:
STLC5465BV2311BP
Manufacturer:
ST
0
III - FUNCTIONAL DESCRIPTION (continued)
III.2 - HDLC Controller
III.2.1 - Function Description
The internal HDLC controller can run up to 32
channels in a conventional HDLC mode or in a
transparent (non-HDLC) mode (configurable per
channel).
Each channel bit rate is programmablefrom 4kbit/s
to 64kbit/s. All the configurations are also possible
from 32 channels (from 4 to 64 kbit/s) to one
channel at 2 Mbit/s.
In reception, the HDLC time slots can directly come
from the input TDM DIN8 (direct HDLC Input) or
from any other TDM input after switching towards
the output 7 of the matrix (configurable per time
slot).
In transmission, the HDLC frames are sent on the
output DOUT6 and on the output CB (with or with-
out contention mechanism), or are switched to-
wards the other TDM output via the input 7 of the
matrix (see Figure 11).
III.2.1.1 - Format of the HDLC Frame
Theformat of an HDLCframe is the same in receive
and transmit direction and shown here after.
Figure 11 : HDLC and DMA Controller Block Diagram
INTERFACE
Dire ct HDLC Input
P
DIN 8
RECOGNITION
32 ADDRESS
32 Rx FIFO’s
32 Rx DMAC
32 Rx HDLC
From Output 7
of the Matrix
To Input 7 of the Matrix
TIME SLOT ASSIGNER
From Output 6
of the Matrix
Direct HDLC Output
III.2.1.2 - Composition of an HDLC Frame
- Opening Flag
- One or two bytes for address recognition (recep-
- Data bytes with bit stuffing
- Frame Check Sequence: CRC with polynomial
- Closing Flag.
tion) and insertion (transmission)
G(x) = x
32 CSMA-CR
32 Rx DMAC
32 Tx FIFO’s
32 Tx HDLC
DOUT 6
16
Command Field (second byte)
+x
Address Field (second byte)
Command Field (first byte)
Address Field (first byte)
12
+x
FCS (second byte)
Echo
Data (first byte)
Data (last byte)
FCS (first byte)
Data (optional)
5
Opening Flag
Closing Flag
+1
INTERFACE
RAM
Conte ntion
Bus
STLC5465B
25/101

Related parts for STLC5465B