AD9923BBCZ Analog Devices Inc, AD9923BBCZ Datasheet - Page 34

no-image

AD9923BBCZ

Manufacturer Part Number
AD9923BBCZ
Description
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD9923BBCZ

Analog Front End Type
CCD
Analog Front End Category
Video
Interface Type
Serial (3-Wire)
Sample Rate
36MSPS
Input Voltage Range
0.7V
Operating Supply Voltage (min)
2.7V
Operating Supply Voltage (typ)
3V
Operating Supply Voltage (max)
3.6V
Resolution
12b
Number Of Adc's
1
Power Supply Type
Analog/Digital
Operating Temp Range
-25C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
105
Package Type
CSPBGA
Number Of Channels
1
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9923BBCZ
Manufacturer:
ADI
Quantity:
519
Part Number:
AD9923BBCZ
Manufacturer:
AD
Quantity:
1 000
Part Number:
AD9923BBCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9923BBCZR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9923BBCZRL
Manufacturer:
RENESAS
Quantity:
1 723
Part Number:
AD9923BBCZRL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD9923
Second V-Pattern Group During VSG Active Line and
Special V-Pattern Insertion
Most CCDs require additional vertical timing during the sensor
gate line. The AD9923 can output a second V-pattern group for
XV1 to XV13 during the line when the VSG1 to VSG8 sensor
gates are active. Figure 47 shows a typical VSG line, which
includes two sets of V-pattern groups for XV1 to XV13. At the
start of the VSG line, the V-pattern group is selected using the
appropriate VSEQSEL register. The second V-pattern group,
unique to the VSG line, is selected using the VPATSECOND
register, located in the field registers. The start position of the
second VPAT group uses the VSTARTSECOND register. For
more information, see Table 16.
In addition to inserting a 2
AD9923 can insert a 2
each sequence. To enable this function in a particular sequence,
set the SPXV_EN register in the appropriate set of sequence
registers to 1. The SPXV_ACT register determines the active
line for the special 2
VSTARTB registers are used to control the V-pattern used and
the starting pixel location of the special 2
information, see Table 17.
To avoid undesired behavior, do not use the special 2
V-pattern in the VSG line; use the existing VPATSECOND and
VSTARTSECOND registers to insert a 2
line. Also, since the special 2
Group B registers, the user cannot use the special 2
insertion function and Group B in the same sequence.
XV1 TO XV13
VSG
HD
VD
FIELD SETTINGS:
1. SEQUENCE CHANGE POSITIONS (SCP1 TO SCP6) DEFINE EACH OF THE NINE AVAILABLE REGIONS IN THE FIELD.
2. VSEQSEL0 TO VSEQSEL8 SELECTS THE DESIRED V-SEQUENCE FOR EACH REGION.
3. SGLINE1 REGISTER SELECTS WHICH HD LINE IN THE FIELD CONTAINS THE SENSOR-GATE PULSE(S).
SCP 0
nd
nd
V-pattern. The VPATSELB and
V-pattern into any other single line in
VSEQSEL0
REGION 0
nd
nd
V-pattern insertion uses some of the
V-pattern into the VSG line, the
SCP 1
VSEQSEL1
REGION 1
nd
SGACTLINE
V-pattern into the VSG
nd
V-pattern. For more
SCP 2
nd
Figure 46. Complete Field Is Divided into Regions
VSEQSEL2
nd
REGION 2
V-pattern
SCP 3
Rev. 0 | Page 34 of 88
VSEQSEL3
REGION 3
SCP 4
Table 17. Special 2
Register
SPXV_EN
SPXV_ACT
VPATSELB
VSTARTB
Sweep Mode Operation
The AD9923 contains an additional mode of vertical timing
operation called sweep mode. This mode is used to generate a
large number of repetitive pulses that span across multiple HD
lines. Normally, the vertical timing of the AD9923 must be
contained within one HD line length, but when sweep mode is
enabled, the HD boundaries are ignored until the region is
finished. This is useful, for example, in CCD readout operations.
Depending on the vertical resolution of the CCD, up to 3,000
clock cycles, spanning across several HD line lengths, can be
required to shift charge out of the vertical interline CCD registers.
These registers must be free of all charge at the end of the image
exposure before the image is transferred. This can be accom-
plished in sweep mode by quickly shifting out any charge using
a long series of pulses from the XV1 to XV13 outputs. To enable
sweep mode in any region, program the appropriate SWEEP
register to high.
VSEQSEL4
REGION 4
SCP 5
Length
(Bits)
1
12
5
13
nd
V-Pattern Insertion
SCP 8
Range
0 or 1
Line 0 to
4095
0 to 31
V-pattern
number
0 to 8191
pixel
location
VSEQSEL8
REGION 8
Description
0 = off, 1= enable special
2
Active line for special 2
V-pattern insertion.
Selected V-pattern for
special 2
insertion if SPXV_EN = 1.
Start position for selected
V-pattern for special 2
V-pattern insertion if
SPXV_EN = 1.
nd
V-pattern insertion.
nd
V-pattern
nd
nd

Related parts for AD9923BBCZ