LSI53CF92A-64QFP LSI, LSI53CF92A-64QFP Datasheet - Page 33

• Manufacturer Part Number: LSI53CF92A-64QFP
• Manufacturer: LSI

Specifications of LSI53CF92A-64QFP

• Lead Free Status / RoHS Status: Supplier Unconfirmed

2.5.4.3 DMA Write
2.5.5 Single-Pin, SE SCSI
In DMA Burst mode, the functionality of DACK/ and DBWR/ is unchanged
for single DMA transfers per DREQ. For multiple DMA transfers per
DREQ, DACK/ remains asserted throughout the multiple transfers and
DBWR/ toggles for each transfer.
Figure 2.2
Nonmultiplexed mode writes.
Figure 2.2
DBWR/
Figure 2.3
Figure 2.3
DACK/
The LSI53CF92A improves fast, SE SCSI performance by reducing
capacitance of the SCSI input and output signals. Single pin SCSI
provides the best performance for fast, SE SCSI, and reduces signal
attenuation at SCSI-1 transfer rates.
DMA Operation
Copyright © 1995–2002 by LSI Logic Corporation. All rights reserved.
DREQ
DBRD/
DACK/
DREQ
or
Multiplexed Bus Configuration Mode: Data is enabled when both
DBRD/ and DACK/ are true. For multiple DMA transfers, DACK/
remains asserted throughout the multiple transfers and DBRD/
toggles for each transfer.
Nonmultiplexed Bus Configuration Mode: Data is enabled when
DACK/ is true. DACK/ toggles for each DMA transfer.
illustrates the DMA Burst mode, Multiplexed mode and
illustrates the DMA Burst mode, Nonmultiplexed mode reads.
DMA Burst Mode (Multiplexed Mode and
Nonmultiplexed Mode Writes)
DMA Burst Mode (Nonmultiplexed Mode Reads)
2-13