MC9S12XDP512CAL Freescale, MC9S12XDP512CAL Datasheet - Page 863

MC9S12XDP512CAL

Manufacturer Part Number
MC9S12XDP512CAL
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDP512CAL

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
91
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
2(16-chx10-bit)
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
112
Package Type
LQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
1 928
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCA
Quantity:
2 246
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
Part Number:
MC9S12XDP512CAL
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDP512CAL
Manufacturer:
FREESCALE
Quantity:
4 576
22.3.2.51 Port H Polarity Select Register (PPSH)
Read: Anytime.
Write: Anytime.
This register serves a dual purpose by selecting the polarity of the active interrupt edge as well as selecting
a pull-up or pull-down device if enabled.
22.3.2.52 Port H Interrupt Enable Register (PIEH)
Read: Anytime.
Write: Anytime.
This register disables or enables on a per-pin basis the edge sensitive external interrupt associated with
Port H.
Freescale Semiconductor
PPSH[7:0]
PIEH[7:0]
Reset
Reset
Field
Field
7–0
7–0
W
W
R
R
PPSH7
PIEH7
Polarity Select Port H
0 Falling edge on the associated port H pin sets the associated flag bit in the PIFH register.
1 Rising edge on the associated port H pin sets the associated flag bit in the PIFH register.
Interrupt Enable Port H
0 Interrupt is disabled (interrupt flag masked).
1 Interrupt is enabled.
0
0
7
7
A pull-up device is connected to the associated port H pin, if enabled by the associated bit in register PERH
and if the port is used as input.
A pull-down device is connected to the associated port H pin, if enabled by the associated bit in register PERH
and if the port is used as input.
PPSH6
PIEH6
0
0
6
6
Figure 22-54. Port H Interrupt Enable Register (PIEH)
Figure 22-53. Port H Polarity Select Register (PPSH)
Table 22-48. PPSH Field Descriptions
Table 22-49. PIEH Field Descriptions
PPSH5
MC9S12XDP512 Data Sheet, Rev. 2.21
PIEH5
0
0
5
5
PPSH4
PIEH4
0
0
4
4
Description
Description
Chapter 22 DP512 Port Integration Module (S12XDP512PIMV2)
PPSH3
PIEH3
0
0
3
3
PPSH2
PIEH2
0
0
2
2
PPSH1
PIEH1
0
0
1
1
PPSH0
PIEH0
0
0
0
0
865

Related parts for MC9S12XDP512CAL