MPC8347 FREESCALE [Freescale Semiconductor, Inc], MPC8347 Datasheet - Page 2

no-image

MPC8347

Manufacturer Part Number
MPC8347
Description
Integrated Host Processor Hardware Specifications
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MPC8347CVRADDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8347CVRAGD
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8347CVRAGD
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MPC8347CVRAGDB
Manufacturer:
FREESCA
Quantity:
13
Part Number:
MPC8347CVRAGDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8347CVRAGDB
Manufacturer:
FREESCALE
Quantity:
8 000
Part Number:
MPC8347CVVAGDB
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MPC8347CVVAJDB
Manufacturer:
FREESCAL
Quantity:
194
Part Number:
MPC8347CZQAGD
Manufacturer:
MOTOROLA
Quantity:
490
Part Number:
MPC8347CZQAGDB
Manufacturer:
FREESCAL
Quantity:
354
Part Number:
MPC8347CZQAGDB
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MPC8347CZQAGDB
Quantity:
180
Overview
1
This section provides a high-level overview of the MPC8347EA features.
functional units within the MPC8347EA.
Major features of the MPC8347EA are as follows:
2
Overview
Embedded PowerPC e300 processor core; operates at up to 667 MHz
— High-performance, superscalar processor core
— Floating-point, integer, load/store, system register, and branch processing units
— 32-Kbyte instruction cache, 32-Kbyte data cache
— Lockable portion of L1 cache
— Dynamic power management
— Software-compatible with the other Freescale processor families that implement the PowerPC
Double data rate, DDR1/DDR2 SDRAM memory controller
— Programmable timing supporting DDR1 and DDR2 SDRAM
— 32- or 64-bit data interface, up to 400 MHz data rate for TBGA, 266 MHz for PBGA
— Up to four physical banks (chip selects), each bank up to 1 Gbyte independently addressable
— DRAM chip configurations from 64 Mbits to 1 Gbit with x8/x16 data ports
— Full error checking and correction (ECC) support
— Support for up to 16 simultaneous open pages (up to 32 pages for DDR2)
— Contiguous or discontiguous memory mapping
— Read-modify-write support
— Sleep-mode support for SDRAM self refresh
— Auto refresh
architecture
MPC8347EA PowerQUICC II Pro Integrated Host Processor Hardware Specifications, Rev. 3
Security
Dual
Role
High-Speed
USB 2.0
Host
Dual I
DUART
Timers
GPIO
2
C
10/100/1000
Figure 1. MPC8347EA Block Diagram
Ethernet
Controller
Interrupt
10/100/1000
D-Cache
Ethernet
32KB
e300 Core
I-Cache
32KB
PCI
Local Bus
Figure 1
SEQ
Controller
SDRAM
shows the major
Freescale Semiconductor
DDR
DMA

Related parts for MPC8347