ST72F521M9T6 STMicroelectronics, ST72F521M9T6 Datasheet - Page 13

IC MCU 8BIT 60K FLASH 80-TQFP

ST72F521M9T6

Manufacturer Part Number
ST72F521M9T6
Description
IC MCU 8BIT 60K FLASH 80-TQFP
Manufacturer
STMicroelectronics
Series
ST7r
Datasheet

Specifications of ST72F521M9T6

Core Processor
ST7
Core Size
8-Bit
Speed
8MHz
Connectivity
CAN, LINSCI, SPI
Peripherals
LVD, POR, PWM, WDT
Number Of I /o
64
Program Memory Size
60KB (60K x 8)
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3.8 V ~ 5.5 V
Data Converters
A/D 16x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TQFP, 80-VQFP
Processor Series
ST72F5x
Core
ST7
Data Bus Width
8 bit
Data Ram Size
2048 B
Interface Type
CAN, I2C, SCI, SPI
Maximum Clock Frequency
8 MHz
Number Of Programmable I/os
64
Number Of Timers
5
Operating Supply Voltage
3.8 V to 5.5 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Minimum Operating Temperature
- 40 C
On-chip Adc
10 bit
For Use With
497-6453 - BOARD EVAL BASED ON ST7LNBX497-5046 - KIT TOOL FOR ST7/UPSD/STR7 MCU
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / Rohs Status
 Details
Other names
497-8244
ST72F521M9T6

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST72F521M9T6
Manufacturer:
ST
Quantity:
37 800
Part Number:
ST72F521M9T6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F521M9T6
Manufacturer:
ST
0
Part Number:
ST72F521M9T6TR
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST72F521M9T6TR
Manufacturer:
ST
0
column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input,
else the configuration is floating interrupt input.
2. In the open drain output column, “T” defines a true open drain I/O (P-Buffer and protection diode to V
are not implemented). See See “I/O PORTS” on page 47. and
ISTICS
3. OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscil-
lator; see
more details.
4. On the chip, each I/O port may have up to 8 pads. Pads that are not bonded to external pins are in input
pull-up configuration after reset. The configuration of these pads must be kept at reset state to avoid add-
ed current consumption.
for more details.
Section 1 INTRODUCTION
and
Section 12.5 CLOCK AND TIMING CHARACTERISTICS
Section 12.8 I/O PORT PIN CHARACTER-
ST72F521, ST72521B
13/215
DD
for

Related parts for ST72F521M9T6