HD64F3664FPV Renesas Electronics America, HD64F3664FPV Datasheet - Page 183

IC H8/3664 MCU FLASH 32K 64LQFP

HD64F3664FPV

Manufacturer Part Number
HD64F3664FPV
Description
IC H8/3664 MCU FLASH 32K 64LQFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300H Tinyr
Datasheets

Specifications of HD64F3664FPV

Core Size
16-Bit
Program Memory Size
32KB (32K x 8)
Oscillator Type
External
Core Processor
H8/300H
Speed
16MHz
Connectivity
I²C, SCI
Peripherals
PWM, WDT
Number Of I /o
29
Program Memory Type
FLASH
Ram Size
2K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 8x10b
Operating Temperature
-20°C ~ 75°C
Package / Case
64-LQFP
No. Of I/o's
29
Ram Memory Size
2KB
Cpu Speed
16MHz
No. Of Timers
4
Digital Ic Case Style
LQFP
Supply Voltage
RoHS Compliant
Controller Family/series
H8/300H
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3664FPV
Manufacturer:
MURATA
Quantity:
34 000
Part Number:
HD64F3664FPV
Manufacturer:
HD
Quantity:
465
Part Number:
HD64F3664FPV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD64F3664FPV
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3664FPV
0
12.3.3
TIERW controls the timer W interrupt request.
12.3.4
TSRW shows the status of interrupt requests.
Bit Bit Name
7
6
5
4
3
2
1
0
Bit Bit Name Initial Value
7
6
5
4
OVIE
IMIED
IMIEC
IMIEB
IMIEA
OVF
Timer Interrupt Enable Register W (TIERW)
Timer Status Register W (TSRW)
0
1
1
1
Initial Value R/W
0
1
1
1
0
0
0
0
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Description
Timer Overflow Interrupt Enable
When this bit is set to 1, FOVI interrupt requested by OVF
flag in TSRW is enabled.
Reserved
These bits are always read as 1.
Input Capture/Compare Match Interrupt Enable D
When this bit is set to 1, IMID interrupt requested by IMFD
flag in TSRW is enabled.
Input Capture/Compare Match Interrupt Enable C
When this bit is set to 1, IMIC interrupt requested by IMFC
flag in TSRW is enabled.
Input Capture/Compare Match Interrupt Enable B
When this bit is set to 1, IMIB interrupt requested by IMFB
flag in TSRW is enabled.
Input Capture/Compare Match Interrupt Enable A
When this bit is set to 1, IMIA interrupt requested by IMFA
flag in TSRW is enabled.
Description
Timer Overflow Flag
[Setting condition]
When TCNT overflows from H'FFFF to H'0000
[Clearing condition]
Read OVF when OVF = 1, then write 0 in OVF
Reserved
These bits are always read as 1.
Rev. 5.00, 03/04, page 155 of 388

Related parts for HD64F3664FPV