ATMEGA8A-MUR Atmel, ATMEGA8A-MUR Datasheet - Page 168
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
ATMEGA8A-MUR
Manufacturer Part Number
ATMEGA8A-MUR
Description
MCU AVR 8KB FLASH 16MHZ 32QFN
Manufacturer
Atmel
Series
AVR® ATmegar
Datasheet
1.ATMEGA8A-MU.pdf
(308 pages)
Specifications of ATMEGA8A-MUR
Core Processor
AVR
Core Size
8-Bit
Speed
16MHz
Connectivity
I²C, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
23
Program Memory Size
8KB (4K x 16)
Program Memory Type
FLASH
Eeprom Size
512 x 8
Ram Size
1K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 8x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
- Current page: 168 of 308
- Download datasheet (6Mb)
20.3.1
20.3.2
20.4
20.4.1
8159D–AVR–02/11
Data Transfer and Frame Format
TWI Terminology
Electrical Interconnection
Transferring Bits
The following definitions are frequently encountered in this section.
Table 20-1.
As depicted in
pull-up resistors. The bus drivers of all TWI-compliant devices are open-drain or open-collector.
This implements a wired-AND function which is essential to the operation of the interface. A low
level on a TWI bus line is generated when one or more TWI devices output a zero. A high level
is output when all TWI devices tri-state their outputs, allowing the pull-up resistors to pull the line
high. Note that all AVR devices connected to the TWI bus must be powered in order to allow any
bus operation.
The number of devices that can be connected to the bus is only limited by the bus capacitance
limit of 400 pF and the 7-bit slave address space. A detailed specification of the electrical char-
acteristics of the TWI is given in
different sets of specifications are presented there, one relevant for bus speeds below 100kHz,
and one valid for bus speeds up to 400kHz.
Each data bit transferred on the TWI bus is accompanied by a pulse on the clock line. The level
of the data line must be stable when the clock line is high. The only exception to this rule is for
generating start and stop conditions.
Figure 20-3. Data Validity
Term
Master
Slave
Transmitter
Receiver
SDA
SCL
TWI Terminology
Figure
Description
The device that initiates and terminates a transmission. The Master also generates the
SCL clock.
The device addressed by a Master.
The device placing data on the bus.
The device reading data from the bus.
20-2, both bus lines are connected to the positive supply voltage through
Data Stable
“Two-wire Serial Interface Characteristics” on page
Data Change
Data Stable
ATmega8A
248. Two
168
Related parts for ATMEGA8A-MUR
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ATmega8A](/images/manufacturer_photos/0/0/79/atmel_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Atmel Corporation
Datasheet:
![ATMEGA8A-MU](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 8K FLASH 16MHZ 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA8A-PU](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
MCU AVR 8K FLASH 16MHZ 28-PDIP
Manufacturer:
Atmel
Datasheet:
![ATMEGA8A-AUR](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
MCU AVR 8KB FLASH 16MHZ 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA8A-AN](/images/manufacturer_photos/0/0/78/atmel_tmb.jpg)
Part Number:
Description:
8-bit Microcontrollers - MCU AVR 8KB FL 512B EE 1KB SRAM 16 MHZ GRN
Manufacturer:
Atmel
Datasheet:
![ATMEGA8-16AU](/photos/6/91/69154/313-32-tqfp_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 32TQFP
Manufacturer:
Atmel
Datasheet:
![ATMEGA8-16MU](/photos/12/32/123219/atmega8-16mu_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 32-QFN
Manufacturer:
Atmel
Datasheet:
![ATMEGA8-16PU](/photos/7/21/72189/453-28-dip_tmb.jpg)
Part Number:
Description:
IC AVR MCU 8K 16MHZ 5V 28DIP
Manufacturer:
Atmel
Datasheet: