MC68HC908LB8CPE Freescale Semiconductor, MC68HC908LB8CPE Datasheet - Page 31

• Manufacturer Part Number: MC68HC908LB8CPE
• Description: IC MCU 8K FLASH 8MHZ 20DIP
• Manufacturer: Freescale Semiconductor
• Series: HC08r

Specifications of MC68HC908LB8CPE

• Core Processor: HC08
• Core Size: 8-Bit
• Speed: 8MHz
• Peripherals: LVR, POR, PWM
• Number Of I /o: 18
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 128 x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 7x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 20-DIP (0.300", 7.62mm)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Connectivity: -

Freescale Semiconductor
$004A
$004B
$0040
$0041
$0042
$0043
$0044
$0045
$0046
$0047
$0048
$0049
Addr.
PWM Counter Register High
PWM 0 Value Register High
PWM 1 Value Register High
PWM Counter Register Low
PWM 0 Value Register Low
PWM Control Register 1
PWM Control Register 2
Register High (PMODH)
Fault Control Register 2
Register Low (PMODL)
Register Name
PWM Counter Modulo
PWM Counter Modulo
Fault Control Register
Fault Status Register
See page 155.
See page 157.
See page 159.
See page 159.
See page 160.
See page 153.
See page 153.
See page 154.
See page 154.
See page 154.
See page 155.
See page 154.
Figure 2-2. Control, Status, and Data Registers (Sheet 5 of 8)
(PVAL0H)
(PVAL1H)
(PVAL0L)
(PCNTH)
(PCNTL)
(PCTL1)
(PCTL2)
(FCR2)
(FCR)
(FSR)
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Reset:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Read:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
Write:
LDFQ1
Bit 15
Bit 15
Bit 7
Bit 7
Bit 7
Bit 7
Bold
U
MC68HC908LB8 Data Sheet, Rev. 1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Unimplemented
= Buffered
LDFQ0
FPOS
Bit 14
Bit 14
Bit 6
Bit 6
Bit 6
6
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
PWMINT
Bit 13
Bit 13
DIS1
Bit 5
Bit 5
Bit 5
U
5
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
U = Unaffected
Indeterminate after reset
PWMF
Bit 12
Bit 12
DIS0
Bit 4
Bit 4
Bit 4
R
4
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
= Reserved
POL1
Bit 11
Bit 11
Bit 11
Bit 11
Bit 3
Bit 3
Bit 3
U
3
0
0
1
0
0
0
0
0
0
0
0
0
0
Indeterminate after reset
POL0
Bit 10
Bit 10
Bit 10
Bit 10
Bit 2
Bit 2
Bit 2
2
0
0
1
0
0
0
0
0
0
0
0
0
0
0
PRSC1
LDOK
Register Section
FINT
FPIN
Bit 9
Bit 1
Bit 9
Bit 1
Bit 9
Bit 1
Bit 9
U
1
0
0
0
0
0
0
0
0
0
0
PWMEN
FMODE
PRSC0
FTACK
FFLAG
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
Bit 8
Bit 0
Bit 8
0
0
0
0
0
0
0
0
0
0
0
31