MCF5272VF66 Freescale Semiconductor, MCF5272VF66 Datasheet - Page 460

IC MPU 32BIT 66MHZ 196-MAPBGA

MCF5272VF66

Manufacturer Part Number
MCF5272VF66
Description
IC MPU 32BIT 66MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Datasheets

Specifications of MCF5272VF66

Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
0°C ~ 70°C
Package / Case
196-MAPBGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5272VF66
Manufacturer:
HYNIX
Quantity:
19
Part Number:
MCF5272VF66
Manufacturer:
FREESCAL
Quantity:
885
Part Number:
MCF5272VF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5272VF66J
Manufacturer:
Freescale
Quantity:
256
Part Number:
MCF5272VF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272VF66R2J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Bus Operation
20.6.2
CSBRn[EBI] is 11 for FLASH/SRAM devices and for peripherals having 8-bit data bus widths and no byte
strobe inputs. These type of memory devices have separate pins for write enable, chip select, and output
enable. All chip selects support this EBI mode.
The key difference between EBI = 11 and EBI = 00 is that BS[3:0] can be directly connected to the R/W
inputs of the 8-bit wide SRAM devices and the R/W output from the MCF5272 can be left unconnected.
The number of wait states required for the external memory or peripheral can be programmed in
CSORn[WS]. The external transfer acknowledge signal, TA, is provided to allow off-chip control of wait
states. External control of wait states is enabled when CSORn[WS] is 0x1F.
20-12
SDCLK
A[22:0]
D[31:0]
OE
R/W
CSn
BS[3:0]
TA
Interface for FLASH/SRAM Devices without Byte Strobes
(H)
Figure 20-10. Longword Read; EBI=11; 32-Bit Port; Internal Termination
(H)
(H)
MCF5272 ColdFire
®
Integrated Microprocessor User’s Manual, Rev. 3
C1
C2
Freescale Semiconductor

Related parts for MCF5272VF66