IP-POSPHY4 Altera, IP-POSPHY4 Datasheet - Page 138
IP-POSPHY4
Manufacturer Part Number
IP-POSPHY4
Description
IP CORE - POS-PHY Level 4 SPI 4.2 Interface
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-POSPHY4.pdf
(144 pages)
Specifications of IP-POSPHY4
Software Application
IP CORE, Interface And Protocols, COMMUNICATION
Supported Families
Arria GX, Cyclone, HardCopy, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
POS-PHY Level 4 Interface, Link-Layer/PHY Layer
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 138 of 144
- Download datasheet (3Mb)
G–4
Table G–1. Receiver Signal Changes (Part 3 of 3)
Transmitter Signals
POS-PHY Level 4 MegaCore Function User Guide
stat_rd_dip4_oos
err_rd_dip4
err_rd_pr
err_rd_tp
err_rd_sob
err_rd_sop8
err_rd_eightn
err_rd_abuf_oflw
ctl_rd_abuf_flush
err_ry_paddr
–
–
–
–
–
Version 2.4.x and 2.3.x Signal
Name
In the 2.2.x versions of the MegaCore function, data is written to the Atlantic FIFO
buffers using the Atlantic clock (aN_atxclk). The logic, and reading from the Atlantic
FIFO buffer, is synchronous to trefclk/tx_coreclock (transmit clock). The SPI-4.2
transmit clock, tdclk, is generated from trefclk. Signals synchronous to trefclk are
infixed by _tc_. The status processor is synchronous to tsclk. Signals synchronous to
tsclk are infixed by _ts_. The external status signals in the shared buffer with
embedded addressing mode are synchronous to the Atlantic clock, a0_txclk.
In the 2.4.x and 2.3.x versions, the logic is synchronous to tdint_clk. The tdint_clk
clock is derived from trefclk. Signals synchronous to tdint_clk are infixed by _td_.
Reading from the Atlantic FIFO buffer is always done using tdint_clk. In the single
clock domain mode, writing to the Atlantic FIFO buffer is synchronous to tdint_clk.
In the multiple clock domain mode, writing to the Atlantic FIFO buffer uses
aN_atxclk. For more information, refer to the
“Functional Description—Transmitter”
In 2.4.x and 2.3.x versions of the MegaCore function, the status processor is
synchronous to tsclk; however, the external status signals are in the txsys_clk
domain. The txsys_clk clock is an input to the MegaCore function, and may be set to
tsclk. Signals synchronous to tsclk are infixed by _ts_, and signals synchronous to
txsys_clk are infixed by _ty_.
stat_rr_rx_dip4_oos
err_rr_dip4
err_rr_pr
err_rr_tp
err_rr_sob
err_rr_sop8
err_rr_eightn
err_rr_prbuf_oflw
ctl_rr_pbuf_flush
err_rr_paddr
err_rr_rxintfifo_oflw
ctl_rr_pbuf_threshold_high
ctl_rr_pbuf_threshold_low
stat_rr_pbuf_level
stat_a0_rxintfifo_empty
Version 2.2.x Signal Name
chapter.
No change.
In version 2.2.x, this signal is in the rrefclk
domain; in version 2.3.0, this signal is in the
rxsys_clk domain.
Removed from Signals table.
“Clock Structure”
Appendix G: Conversion from v2.2.x
December 2010 Altera Corporation
Notes
section of the
Transmitter Signals
Related parts for IP-POSPHY4
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-POSPHY4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP Thermal Transfer Printer With Peel/Present Option
Manufacturer:
BRADY
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: