IPR-RLDII/UNI Altera, IPR-RLDII/UNI Datasheet - Page 12
IPR-RLDII/UNI
Manufacturer Part Number
IPR-RLDII/UNI
Description
IP CORE Renewal Of IP-RLDII/UNI
Manufacturer
Altera
Datasheet
1.IP-RLDIIUNI.pdf
(76 pages)
Specifications of IPR-RLDII/UNI
Software Application
IP CORE, Memory Controllers, SDRAM
Supported Families
Arria II GZ, Stratix III, Stratix IV, HardCopy III
Core Architecture
FPGA
Core Sub-architecture
Arria, HardCopy, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 12 of 76
- Download datasheet (3Mb)
2–2
External Memory Interface Handbook Volume 3
Section IV. RLDRAM II Controller with UniPHY IP User Guide
Figure 2–2. Design Flows
The MegaWizard Plug-In Manager flow offers the following advantages:
■
■
The SOPC Builder flow offer the following advantages:
■
■
■
c
Allows you to parameterize an IP core variant and instantiate into an existing
design
For some IP cores, this flow generates a complete example design and testbench.
Generates simulation environment
Allows you to integrate Altera-provided custom components
Uses Avalon
Altera's Qsys system integration tool is now available as beta for evaluation
in the Quartus II software subscription edition version 10.1. Altera does not
recommend using the beta release of Qsys in the Quartus II software
version 10.1 for designs that are close to completion and are meeting design
requirements. Before using Qsys, review the
Release Notes
known issues and limitations. To submit general feedback or technical
support on the beta release of Qsys, submit a service request through
mysupport.altera.com. Alternatively, to submit general feedback, click
Feedback on the Quartus II software Help menu.
®
memory-mapped (Avalon-MM) interfaces
Functional Simulation
and
Expected Results?
Simulation Give
Debug Design
Perform
Does
AN 632: SOPC Builder to Qsys Migration Guidelines
SOPC Builder
SOPC Builder System
Qsys or
Specify Parameters
Complete Qsys or
Flow
Yes
Optional
and Compile Design
Select Design Flow
Add Constraints
IP Complete
Quartus II Software Version 10.1
Specify Parameters
December 2010 Altera Corporation
MegaWizard
Flow
Chapter 2: Getting Started
Design Flows
for
Related parts for IPR-RLDII/UNI
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: