ADUC7121BBCZ-RL Analog Devices Inc, ADUC7121BBCZ-RL Datasheet - Page 92

• Manufacturer Part Number: ADUC7121BBCZ-RL
• Description: PRECISION ANALOG MCU I.C
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC7xxxr

Specifications of ADUC7121BBCZ-RL

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 41.78MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: POR, PWM, WDT
• Number Of I /o: 32
• Program Memory Size: 126KB (63K x 16)
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 3.6 V
• Data Converters: A/D 9x12b, D/A 4x12b
• Oscillator Type: Internal
• Operating Temperature: -10°C ~ 95°C
• Package / Case: 108-LFBGA, CSPBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: ADUC7121BBCZ-RL; ADUC7121BBCZ-RLTR

ADuC7121
Table 129. T3CON MMR Bit Designations
Bit
16:9
8
7
6
5
4
3:2
1
0
Value
00
01
10
11
Description
These bits are reserved and should be written as
0s by user code.
Count up/down enable.
Set by user code to configure Timer3 to count up.
Cleared by user code to configure Timer3 to
count down.
Timer3 enable.
Set by user code to enable Timer3.
Cleared by user code to disable Timer3.
Timer3 operating mode.
Set by user code to configure Timer3 to operate
in periodic mode.
Cleared by user to configure Timer3 to operate in
free-running mode.
Watchdog timer mode enable.
Set by user code to enable watchdog mode.
Cleared by user code to disable watchdog mode.
Secure clear bit.
Set by the user to use the secure clear option.
Cleared by the user to disable the secure clear
option by default.
Timer3 Clock(32.768 kHz) prescaler.
Source clock divide-by-1 (default).
Reserved.
Reserved.
Reserved.
Watchdog timer IRQ enable.
Set by user code to produce an IRQ instead of a
reset when the watchdog reaches 0.
Cleared by user code to disable the IRQ option.
PD_OFF.
Set by user code to stop Timer3 when the
peripherals are powered down via Bit 4 in the
POWCON MMR.
Cleared by user code to enable Timer3 when the
peripherals are powered down via Bit 4 in the
POWCON MMR.
CLOCK
Q
7
D
Q
6
D
Q
5
D
Rev. 0 | Page 92 of 96
Figure 39. 8-Bit LFSR
Q
4
D
Secure Clear Bit (Watchdog Mode Only)
The secure clear bit is provided for a higher level of protection.
When set, a specific sequential value must be written to T3CLRI
to avoid a watchdog reset. The value is a sequence generated by
the 8-bit linear feedback shift register (LFSR) polynomial = X8 +
X6 + X5 + X + 1.
The initial value or seed is written to T3CLRI before entering
watchdog mode. After entering watchdog mode, a write to
T3CLRI must match this expected value. If it matches, the LFSR
is advanced to the next state when the counter reload happens.
If it fails to match the expected state, reset is immediately
generated, even if the count has not yet expired.
Because of the properties of the polynomial, do not use the
value, 0x00, as an initial seed. Value 0x00 is always guaranteed
to force an immediate reset. The value of the LFSR cannot be
read; it must be tracked/generated in software.
Example of a sequence:
1.
2.
3.
4.
5.
Q
3
Enter initial seed, 0xAA, in T3CLRI before starting Timer3
in watchdog mode.
Enter 0xAA in T3CLRI; Timer3 is reloaded.
Enter 0x37 in T3CLRI; Timer3 is reloaded.
Enter 0x6E in T3CLRI; Timer3 is reloaded.
Enter 0x66. 0xDC was expected; the watchdog resets
the chip.
D
Q
2
D
Q
1
D
Q
0
D