DJLXT386LE.B2 S E001 Intel, DJLXT386LE.B2 S E001 Datasheet - Page 41

• Manufacturer Part Number: DJLXT386LE.B2 S E001
• Manufacturer: Intel

Specifications of DJLXT386LE.B2 S E001

• Lead Free Status / RoHS Status: Not Compliant

3.13
3.13.1
3.13.2
Datasheet
Interrupt Handling
Interrupt Sources
There are three interrupt sources:
Interrupt Enable
The LXT386 provides a latched interrupt output (INT). An interrupt occurs any time there is a
transition on any enabled bit in the status register. Registers 06H, 07H and 14H are the LOS, DFM
and AIS interrupt enable registers (respectively). Writing a logic “1” into the mask register will
enable the respective bit in the respective Interrupt status register to generate an interrupt. The
power-on default value is all zeroes. The setting of the interrupt enable bit does not affect the
operation of the status registers.
Registers 08H, 09H and 15H are the LOS, DFM and AIS (respectively) interrupt status registers.
When there is a transition on any enabled bit in a status register, the associated bit of the interrupt
status register is set and an interrupt is generated (if one is not already pending). When an interrupt
occurs, the INT pin is asserted Low. The output stage of the INT pin consists only of a pull-down
device; an external pull-up resistor of approximately 10k ohm is required to support wired-OR
operation.
Interrupt Clear
When an interrupt occurs, the interrupt service routine (ISR) should read the interrupt status
registers (08H, 09H and 15H) to identify the interrupt source. Reading the Interrupt Status register
clears the “sticky” bit set by the interrupt. Automatically clearing the register prepares it for the
next interrupt.
The ISR should then read the corresponding status monitor register to obtain the current status of
the device. Note that there are three status monitor registers: the LOS (04H), the DFM (05H) and
the AIS (013H). Reading either status monitors register will clear its corresponding interrupts on
the rising edge of the read or data strobe. When all pending interrupts are cleared, the INT pin goes
High.
1. Status change in the Loss Of Signal (LOS) status register (04H). The LXT386’s analog/digital
2. Status change in the Driver Failure Monitoring (DFM) status register (05H). The LXT386’s
3. Status change in the Alarm Indication Signal (AIS) status register (13H).The LXT386’s
loss of signal processor continuously monitors the receiver signal and updates the specific
LOS status bit to indicate presence or absence of a LOS condition.
smart power driver circuit continuously monitors the output drivers signal and updates the
specific DFM status bit to indicate presence or absence of a secondary driver short circuit
condition.
receiver monitors the incoming data stream and updates the specific AIS status bit to indicate
presence or absence of a AIS condition.
QUAD T1/E1/J1 Transceiver — LXT386
41