TXC-06412BIOG Transwitch Corporation, TXC-06412BIOG Datasheet - Page 170

• Manufacturer Part Number: TXC-06412BIOG
• Manufacturer: Transwitch Corporation

Specifications of TXC-06412BIOG

• Lead Free Status / RoHS Status: Not Compliant

PHAST-12P Device
DATA SHEET
TXC-06412B
PRELIMINARY TXC-06412B-MB, Ed. 2
June 2005
Offset
Offset
Offset
0x000C
0x000A
0x000E
0x0000 0
0x0000
0x0008 0
0x0000 7 - 0
0x0002 7 - 0
0x0004 7 - 0
0x0006 7 - 0
0x0008 7 - 0
12.3 LINE RING PORT/ALARM INTERFACE
12.4 RESET GENERATOR
1
Bits
Bits
Bits
CRC_Error
LOC
ExternalSourceSelect
CRC_Error_Insert
CorrDefects_Unlatched
CorrDefects_LatchForInt
CorrDefects_Mask
RESETH
Reserved
Reserved
Reserved
RxLine1_Reset
Table 5: Ring Port/Alarm Interface Defects
Name
Name
Name
Table 4: Ring Port/Alarm Interface
-
Memory Maps and Bit Descriptions
Table 6: Reset Generator
Init
0x0 rw
0x0 rw
0x0 rw
0x0 rw
0x0 rw
Init
Init
All 0x0 rw
0x1 CRC error on external Ring Port interface.
0x1 Loss of clock on external Ring Port interface.
0x0 rw
Access
ro
cow_1
rw
Access
Microprocessor Controlled Reset. Writing the value 0x91 to this
register generates a reset in all clock domains, except the
microprocessor clock domain (MPCLK).
Reset is active as long as this register contains the value 0x91.
Reserved
Reserved.
Reserved
Microprocessor Controller Reset for Rx Line 1. Writing the value
0x91 to this register generates a reset in the Receive Line 1
clock domain.
Reset is active as long as this register contains the value 0x91.
Note: Only assert reset when RESETH = 0x91. Can be
deasserted at any time.
Array (4) of boolean
Offset between two elements = 0x2.
Array index indicates the line (= line number - 1).
Selection of external ring port interface. The internal ring
port interface is used when 0x0, the external port is used
when 0x1.
Insert CRC errors. All CRC bits are inverted when 0x1
(for test purposes only).
T_TOH_RING_PORT_Defects
Correlated defects.
T_TOH_RING_PORT_Defects
Correlated defects latched for interrupt.
T_TOH_RING_PORT_Defects
Correlated defects masks.
(T_RGEN)
(T_TOH_RING_PORT)
(T_TOH_RING_PORT_Defects)
-
Description
Description
Description
(See page
(See page
(See page
170.)
170.)
170.)
1 7 0 o f 2 26