PIC24FJ64GA306-I/MR Microchip Technology, PIC24FJ64GA306-I/MR Datasheet - Page 285

no-image

PIC24FJ64GA306-I/MR

Manufacturer Part Number
PIC24FJ64GA306-I/MR
Description
16-bit, 16 MIPS, 64 KB Flash, 8 KB RAM, 53 I/O, LCD, XLP W/Vbat 64 QFN 9x9x0.9mm
Manufacturer
Microchip Technology
Datasheet
REGISTER 22-11: RTCCSWT: POWER CONTROL AND SAMPLE WINDOW TIMER REGISTER
 2010-2011 Microchip Technology Inc.
bit 15
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 15-8
bit 7-0
Note 1:
PWCSAMP7
PWCSTAB7
R/W-x
R/W-x
2:
A write to this register is only allowed when RTCWREN = 1.
The Sample Window always starts when the Stability Window timer expires, except when its initial value is 00h.
(2)
PWCSAMP6
PWCSTAB<7:0>: Power Control Stability Window Timer bits
11111111 =
11111110 =
...
00000001 =
00000000 =
PWCSAMP<7:0>: Power Control Sample Window Timer bits
11111111 =
11111110 =
...
00000001 =
00000000 =
PWCSTAB6
R/W-x
R/W-x
(2)
Stability Window is 255 T
Stability Window is 254 T
Stability Window is 1 T
No Stability Window; Sample Window starts when the alarm event triggers
Sample Window is always enabled, even when PWCEN = 0
Sample Window is 254 T
Sample Window is 1 T
No Sample Window
PWCSAMP5
W = Writable bit
‘1’ = Bit is set
PWCSTAB5
R/W-x
R/W-x
(2)
PWCSAMP4
PWCSTAB4
PIC24FJ128GA310 FAMILY
R/W-x
R/W-x
PWCCLK
PWCCLK
PWCCLK
PWCCLK
PWCCLK
(2)
clock period
clock period
clock periods
clock periods
clock periods
PWCSAMP3
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
PWCSTAB3
R/W-x
R/W-x
(2)
(2)
PWCSAMP2
PWCSTAB2
R/W-x
R/W-x
(2)
x = Bit is unknown
PWCSAMP1
PWCSTAB1
R/W-x
R/W-x
DS39996F-page 285
(2)
PWCSAMP0
PWCSTAB0
R/W-x
R/W-x
(1)
bit 8
bit 0
(2)

Related parts for PIC24FJ64GA306-I/MR