NQ5000P S L9TN Intel, NQ5000P S L9TN Datasheet - Page 108
NQ5000P S L9TN
Manufacturer Part Number
NQ5000P S L9TN
Description
Manufacturer
Intel
Datasheet
1.NQ5000P_S_L9TN.pdf
(530 pages)
Specifications of NQ5000P S L9TN
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
- Current page: 108 of 530
- Download datasheet (5Mb)
3.8.8.3
3.8.8.4
108
CLS[7:2, 0] - Cache Line Size
This register contains the Cache Line Size and is set by BIOS/Operating system. It does
not affect the PCI Express port functionality in the MCH.
PRI_LT[7:2, 0] - Primary Latency Timer
This register denotes the maximum time slice for a burst transaction in legacy PCI 2.3
on the primary interface. It does not affect/influence PCI Express functionality.
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
2:0
7:0
Bit
Bit
7
6
5
4
3
Attr
Attr
RW
RO
RO
RO
RO
RV
RV
0, 2-3
0
06h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
4-5
0
06h
Intel 5000Z Chipset
4-7
0
06h
Intel 5000P Chipset
0, 2-3, 0
0
0Ch
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
4-5
0
0Ch
Intel 5000Z Chipset
4-7
0
0Ch
Intel 5000P Chipset
Default
Default
00h
0h
0
0
0
1
0
FB2B: Fast Back-to-Back
Not applicable to PCI Express. Hardwired to 0
Reserved. (by PCI SIG)
66MHZCAP: 66 MHz capable.
Not applicable to PCI Express. Hardwired to 0
CAPL: Capabilities List
This bit indicates the presence of PCI Express capabilities list structure in the
PCI Express port. Hardwired to 1. (Mandatory)
INTxSTAT: INTx Status
Indicates that an INTx interrupt message is pending internally in the PCI
Express port.
The INTx status bit should be rescinded when all the relevant events via RAS
errors/HP/PM internal to the port that requires legacy interrupts are cleared by
software.
Reserved. (by PCI SIG)
CLS: Cache Line Size
This is an 8-bit value that indicates the size of the cache line and is specified in
DWORDs. It does not affect the
Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) Datasheet
MCH
Description
Description
.
.
.
Register Description
Related parts for NQ5000P S L9TN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5000P Memory Controller Hub (MCH)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: