NQ5000P S L9TN Intel, NQ5000P S L9TN Datasheet - Page 155
NQ5000P S L9TN
Manufacturer Part Number
NQ5000P S L9TN
Description
Manufacturer
Intel
Datasheet
1.NQ5000P_S_L9TN.pdf
(530 pages)
Specifications of NQ5000P S L9TN
Mounting
Surface Mount
Lead Free Status / RoHS Status
Not Compliant
- Current page: 155 of 530
- Download datasheet (5Mb)
Register Description
Intel® 5000P/5000V/5000Z Chipset Memory Controller Hub (MCH) Datasheet
Note that the Assert_intx/Assert_HPGPE message is sent to ESI port when any of the
events defined in bits[4:0] (CMDCOMP,PRSINT, MRLSC, PWRINT, ABP) of the
PEXSLOTSTS register are set provided the corresponding events in bits [4:0] of the
Section 3.8.11.10
MCH will send a Deassert_HPGPE message to ESI port (wired-OR).
For the case when MSI is enabled, any new event that sets these bits (e.g ABP, PRSINT
and so forth) will cause an MSI message to be sent to the FSB for each occurrence.
That is, each bit is considered unique.
Whereas in the case of Legacy interrupts, a wired-OR approach is used to mimic the
level sensitive behavior and only one assert_intx/assert_GPE (deassert_intx/
deassert_GPE) is sent even when multiple interrupt generating bits of the register get
set. Refer to
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Device:
Function:
Offset:
Version:
Bit
3
2
1
0
RWC
RWC
RWC
RWC
Attr
0, 2-3
0
86h
Intel 5000P Chipset, Intel 5000V Chipset, Intel 5000Z Chipset
4-5
0
86h
Intel 5000Z Chipset
4-7
0
86h
Intel 5000P Chipset
Figure
Default
0h
0h
0h
0h
and HPINTEN are enabled. Software writes to clear these bits and
3-5.
PRSINT: Presence Detect Changed
This bit is set by th
Changed
field has been read and processed.
MRLSC:
This bit is set
event is detected. It is subsequently cleared by software after the field has
been read and processed.
PWRINT:
This bit is set by
detected by the power controller. It is subsequently cleared by software after
the field has been read and processed.
ABP:
This bit is set
pressed. It is subsequently cleared by software after the field has been read
and processed.
Attention Button
MRL Sensor Changed
event is detected. It is subsequently cleared by software after the
Power Fault Detected
by the Intel 5000P Chipset MCH w
by the Intel 5000P Chipset MCH when
the Intel 5000P Chipset MCH wh
e Intel 5000P Chipset MCH when
Pressed
Description
hen an MRL Sensor Changed
en a power fault event is
a
the attention button is
Presence Detect
155
Related parts for NQ5000P S L9TN
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
5000P Memory Controller Hub (MCH)
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Microprocessor: Intel Celeron M Processor 320 and Ultra Low Voltage Intel Celeron M Processor at 600MHz
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 82550 Fast Ethernet Multifunction PCI/CardBus Controller
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 120 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 64 Mbit. Access speed 150 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel StrataFlash memory 32 Mbit. Access speed 100 ns
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
DA28F640J5A-1505 Volt Intel StrataFlash Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
5 Volt Intel StrataFlash?? Memory
Manufacturer:
Intel Corporation
Part Number:
Description:
Intel 6300ESB I/O Controller Hub
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801DB I/O Controller Hub (ICH4), Pb-Free SLI
Manufacturer:
Intel Corporation
Datasheet:
Part Number:
Description:
Intel 82801FB I/O Controller Hub (ICH6)
Manufacturer:
Intel Corporation
Datasheet: