IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 113
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 113 of 120
- Download datasheet (2Mb)
SerialLite Testbench
Altera Corporation
August 2005
Field Location
Table 4–3. Send Packet Task Field Descriptions (Part 2 of 2)
in Task
6
7
tpktlength
user_data_control
Field
Example
When invoked, the above example generates a 256-byte packet with the
Atlantic address field set to 0, and incrementing payload.
Atlantic Monitor
The Atlantic monitor (atl_mon) features a receive packet task
(rcv_pkt) that checks data and priority packets from the SerialLite
MegaCore. The task also supports the streaming mode if the data port is
configured as such. By default, the monitor is configured for packet
mode. To put the monitor into streaming mode, use a Verilog defparam
on the packet_mode parameter, and set this to 0.
Example
seriallite_tb.atl_gen_dat_inst.send_pkt
(1'b1, 1'b1, 1'b0, 0, 8'h0, 16'd256, 1'b0);
defparam atl_mon_dat_inst.packet_mode = 0;
// Streaming mode.
MegaCore Function Version 1.1.0
1 - 65535 (bytes)
1'b0 or 1'b1
Valid Values
SerialLite MegaCore Function User Guide
The
the current packet being sent by this
task.
For the priority port instantiation of
ATLGEN
256-bytes to ensure error free
operation.
The
determines the data source for the
packet payload. When set to 1'0, the
payload defaults to incrementing
payload, starting at 0 at the start of
packet.
When set to 1'b1, you must pre-fill an
array with the packet contents to be
transmitted. This task is described in
detail in
page
tpktlength
user_data_control
4–11.
“User Packet Data” on
, this length should not exceed
Description
field sets the size of
field
4–9
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: