IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 60
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 60 of 120
- Download datasheet (2Mb)
SerialLite Link Configuration
3–28
SerialLite MegaCore Function User Guide
There are a number of settings that can be specified for each port. These
are summarized in
that follow.
Regular Data Port
Use the regular data port when:
■
■
■
■
The regular data port operates in cut-through mode, which means that as
soon as data is received for transmission, it is transmitted without waiting
for an entire packet to arrive. This results in very low latency. It also
results in a smaller receive FIFO buffer.
port options.
Data mode
Packet size testing Priority data port only. Depending on setting, determines
Maximum packet
size
Channel
multiplexing
CRC
Retry on error
Enabled
Disabled
Table 3–14. Available Port Settings
Table 3–15. Regular Data Port Options
Option
The lowest latency is required
Unlimited packet sizes are desired
Streaming data is required
The retry-on-error feature is not required
Setting
MegaCore Function Version 1.1.0
Creates the signals and logic required to support a regular data port.
This is the default setting.
Does not create the signals and logic required to support a regular
data port. If this option is chosen, then a priority data port must be
created.
Table 3–14
Regular data port only. Allows selection of streaming or
packet data.
allowed maximum priority packet sizes.
Priority data port only. Specifies the largest packet that is
received on the priority port.
Allows implementation of channel multiplexing and
specification of the number of channels to multiplex.
Allows implementation of CRC and selection of various
CRC options.
on-error feature and specification of the retry timeout.
Priority data port only. Allows implementation of the retry-
and described in more detail in the sections
Description
Table 3–15
Description
shows the regular data
Altera Corporation
August 2005
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: