IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 95
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 95 of 120
- Download datasheet (2Mb)
Specifications
Altera Corporation
August 2005
The advantages of a static pre-emphasis or equalization value are
simplicity and fewer signals to be routed. The disadvantage of this mode
is that the selected value is set identically for all lanes and cannot be
changed without regenerating another programming file.
Alternatively, if dynamic adjustment is enabled in the wizard, you can
dynamically configure the pre-emphasis or equalization setting while the
device is operating. This configuration is done by asserting encoded
values on the TX_PREEMPHASISCTRL and RX_EQUALIZATIONCTRL
buses, which are instantiated in the transceiver control interface when
you select this option. The encoded values are shown in
3–51. This configuration allows you to make quick performance
evaluations of the various settings without needing to compile and
regenerate multiple configuration files. Another advantage of this option
is that it allows the pre-emphasis or equalization of each lane to be
configured independently of the other lanes.
Avoid pre-emphasis settings that, together with the V
value greater than 1600 mV. Settings beyond this value do not damage the
buffer, but prevent the operation of the device from being represented
accurately.
Table 3–50. Pre-Emphasis Encoded Values
Table 3–51. Equalization Encoded Values
MegaCore Function Version 1.1.0
Pre-emphasis setting
Equalization setting
0 (default)
0 (default)
1
2
3
4
5
1
2
3
4
SerialLite MegaCore Function User Guide
TX_EQUALIZATIONCTRL[2..0]
TX_PREEMPHASISCTRL[2..0]
000
010
100
101
111
000
001
010
011
100
101
OD
Tables 3–50
setting, yield a
3–63
and
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: