IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 74
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 74 of 120
- Download datasheet (2Mb)
SerialLite Link Configuration
3–42
SerialLite MegaCore Function User Guide
Table 3–27
Flow Control
The SerialLite MegaCore function provides flow control as an optional
means of exerting back-pressure on a data source when data
consumption is too slow. Use it to ensure that the receive FIFO buffers do
not overflow.
1
If flow control is not enabled and a receive FIFO buffer overflows, a link
error is declared, and the link is restarted. Link errors are described in the
section
The flow control feature in the SerialLite MegaCore function works by
having the receiving end of the link issue a PAUSE instruction to the
transmitting end of the link when a receive FIFO buffer threshold is
breached. The instruction causes the transmitter to cease transmission for
a specified pause duration. Once the pause has expired, transmission
resumes.
If the receive FIFO buffer is still in breach of the threshold when the pause
is about to expire, the receiver automatically renews the pause in time to
ensure that no data leaks out between pauses.
Minimum
Table 3–27. Retry-on-Error Timeout Margin Values
0
MegaCore Function Version 1.1.0
“Error Handling” on page
The flow control is not needed to handle the situation where two
different clock sources are used on the transmitting and
receiving sides of the links; clock compensation handles that
without the need for flow control. Flow control is only needed
when the system logic on the receiving end of the link is reading
the data more slowly than the system logic on the transmitting
end of the link is sending data.
shows the margin values for the retry-on-error timeout.
Maximum
2
16
-n*
Default
5
3–54.
The number of system clock cycles
beyond the required minimum that the
retry-on-error circuitry waits before
automatically resending data. Available
only if the retry-on-error feature has been
enabled.
* n represents the required minimum
timeout.
Description
Altera Corporation
August 2005
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: