IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 63
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 63 of 120
- Download datasheet (2Mb)
Specifications
Figure 3–23. Breaking Up Large Priority Packets
Altera Corporation
August 2005
Chip 1
System
Logic
Partitioning
Atlantic Interface
Maximum Packet Sizes
The regular data port does not have a limit on the size of the packets that
can be transmitted. The use of larger or smaller packets on the regular
data port does not affect the amount of logic or memory required to
implement the port.
The priority data port has a packet size limit of 256 bytes because of its
store-and-forward architecture. If your application has packets larger
than this, they must be partitioned into multiple 256-byte packets when
delivered to the priority Atlantic interface. These sub-packets can then be
reassembled into the original larger packet after being received on the
other end of the link from the remote Priority Atlantic interface.
1
Although the priority port packet size is limited to 256 bytes, a smaller
maximum packet size can be specified. The priority packet buffers are
sized to hold the biggest specified packet, so specifying a smaller packet
requires less memory resources in the FPGA.
shows the allowed size values for priority data packets.
MegaCore
SerialLite
Function
MegaCore Function Version 1.1.0
The SerialLite MegaCore function does not perform any
partitioning or reassembly of packets. System logic must
perform these functions, as shown in
High-Speed Serial Interface
Chip 2
MegaCore
SerialLite
SerialLite MegaCore Function User Guide
Function
Atlantic Interface
Table 3–18 on page 3–32
Figure
Reassembly
3–23.
System
Logic
3–31
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: