IPSERIALLITE Altera, IPSERIALLITE Datasheet - Page 116
IPSERIALLITE
Manufacturer Part Number
IPSERIALLITE
Description
Manufacturer
Altera
Datasheet
1.IPSERIALLITE.pdf
(120 pages)
Specifications of IPSERIALLITE
Lead Free Status / RoHS Status
Not Compliant
- Current page: 116 of 120
- Download datasheet (2Mb)
Configuring the Simulation
4–12
SerialLite MegaCore Function User Guide
Example (5-byte packet)
When these tasks are invoked, a 5-byte packet with the payload
FEEDCABB1E is transmitted into the SerialLite Data port. Byte location 0
is the SOP, and byte location 4 is the EOP. The transmission order is from
byte count 0 and up.
Configuration of Status Monitors
The simulation includes a status port monitor for each bit of the status
port. The monitor becomes active on a change to one of the status port
bits. When active, the current value is checked against the expected value
for that port. If the expected value is different from the current value, the
monitor flags an error.
One status monitor per status bit is instantiated. To enable the monitor, set
the sp_en port for each monitor to 1. For example,
enables the monitor for bits 0-4 of the Status bus.
To set the expected value inside each monitor, invoke the set_expect
task. For example,
The only field in the set_expect task is the expected value for that
monitor. In this example, the expected bit value for status port bit 0
(stat_mon_inst0) is set to 1.
By default, the expected value inside each status monitor is 1'b0.
seriallite_tb.atl_gen_dat_inst.user_packet(8'hFE,1
6'h0); // SOP
seriallite_tb.atl_gen_dat_inst.user_packet(8'hED,1
6'h1);
seriallite_tb.atl_gen_dat_inst.user_packet(8'hCA,1
6'h2);
seriallite_tb.atl_gen_dat_inst.user_packet(8'hBB,1
6'h3);
seriallite_tb.atl_gen_dat_inst.user_packet(8'h1E,1
6'h4); // EOP.
seriallite_tb.atl_gen_dat_inst.send_pkt(1'b1,
1'b1, 1'b0, 0, 8'h0, 16'd5, 1'b1);
sp_en[4..0] = 5'b11111;
seriallite_tb.stat_mon_inst0.set_expect(1);
MegaCore Function Version 1.1.0
Altera Corporation
August 2005
Related parts for IPSERIALLITE
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: