ISP1161ABD-S ST-Ericsson Inc, ISP1161ABD-S Datasheet - Page 43

no-image

ISP1161ABD-S

Manufacturer Part Number
ISP1161ABD-S
Description
IC USB HOST CTRL FULL-SPD 64LQFP
Manufacturer
ST-Ericsson Inc
Datasheet

Specifications of ISP1161ABD-S

Controller Type
USB 2.0 Controller
Interface
Parallel
Voltage - Supply
3.3V, 5V
Current - Supply
47mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
64-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1161ABD-S
Manufacturer:
ST-Ericsson Inc
Quantity:
10 000
Philips Semiconductors
9397 750 13962
Product data
Fig 37. ISP1161A suspend and resume clock scheme.
REGULATOR
VOLTAGE
XOSC
9.9.2 HC wake-up from suspended state
On
On
In suspended state, the device will consume considerably less power by turning off
the internal 48 MHz clock, PLL and crystal, and setting the internal regulator to
power-down mode. The ISP1161A suspend and resume clock scheme is shown in
Figure
Remark: The ISP1161A can only be put into a fully suspended state only after both
the HC and the DC go into suspend state. At this point, the crystal can be turned off
and the internal regulator can be put into power-down mode.
Pin H_SUSPEND is the sensing output pin for HC’s suspended state. When the HC
goes into USBSuspend state, this pin will output a HIGH level (logic 1). This pin is
cleared to LOW (logic 0) level only when the HC is put into a USBReset state or
USBOperational state (refer to the HcControl register bits 7 to 6, 01H - read, 81H -
write). Bit 11, SuspendClkNotStop, of the HcHardwareConfiguration register (20H -
read, A0H - write), defines if the HC internal clock is stopped or kept running when
the HC goes into USBSuspend state. After the HC enters the USBSuspend state for
1.3 ms, the internal clock will be stopped if bit SuspendClkNotStop is logic 0.
There are three methods to wake up the HC from the USBSuspend state: hardware
wake-up, software wake-up, and USB bus resume.
They are described as follows:
XOSC_6MHz
(to DC PLL)
Wake-up by pin H_WAKEUP
Pins H_SUSPEND and H_WAKEUP provide a method of remote wake-up control
for the HC without the need to access the HC internal registers. H_WAKEUP is an
external wake-up control input pin for the HC. After the HC goes into USBSuspend
state, it can be woken up by sending a HIGH level pulse to pin H_WAKEUP. This
will turn on the HC’s internal clock, and set bit 6, ClkReady, of the HcµPInterrupt
register (24H - read, A4H - write).
DC_EnableClock
37.
On
Rev. 03 — 23 December 2004
HC PLL
PLL_ClkOut
PLL_Lock
HC_EnableClock
Full-speed USB single-chip host and device controller
HC_RawClk48M
bit 11 (SuspendClkNotStop)
HC_ClkOk
H_Wakeup (pin)
HcHardware Configuration
SWITCH
DIGITAL
CLOCK
On
HC_Clk48MOut
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
HC_NeedClock
CS (pin)
ISP1161A
CORE
MGT958
HC
42 of 134

Related parts for ISP1161ABD-S