N25Q064A13EF640F Micron Technology Inc, N25Q064A13EF640F Datasheet - Page 39

• Manufacturer Part Number: N25Q064A13EF640F
• Manufacturer: Micron Technology Inc

Specifications of N25Q064A13EF640F

• Lead Free Status / Rohs Status: Supplier Unconfirmed

N25Q064 - 3 V
Table 7.
6.4.1
6.4.2
VECR<7>
VECR<6>
VECR<5>
VECR<4>
VECR<3>
VECR<2:0>
Bit
Volatile Enhanced Configuration Register
Quad Input Command VECR<7>
The Quad Input Command configuration bit can be used to make the memory start working
in QIO-SPI protocol directly after the Write Volatile Enhanced Configuration Register
(WRVECR) instruction. The default value of this bit is 1, corresponding to Extended SPI
protocol, If this bit is set to 0 the memory works in QIO-SPI protocol. If VECR bit 7 is set
back to 1 the memory start working again in Extended SPI protocol, unless the bit 6 is set to
0 (in this case the memory start working in DIO-SPI mode).
Please note that in case both QIO-SPI and DIO-SPI are enabled (both bit 7and bit 6 of the
VECR set to 0), the memory will work in QIO-SPI.
Dual Input Command VECR<6>
The Dual Input Command configuration bit can be used to make the memory start working
in DIO-SPI protocol directly after the Write Volatile Enhanced Configuration Register
(WVECR) instruction. The default value of this bit is 1, corresponding to Extended SPI
protocol, if this bit is set to 0 the memory works in DIO-SPI protocol (unless the Volatile
Enhanced Configuration Register bit 7 is also set to 0). If the Volatile Enhanced
Configuration Register bit 6 is set back to 1 the memory start working again in Extended SPI
protocol.
Quad Input
Command
Dual Input
Command
Reserved
Reset/Hold
disable
Accelerator
pin enable in
QIO-SPI
protocol or in
QIFP/QIEFP
Output Driver
Strength
Parameter
0
1
0
1
x
0
1
0
1
000
001
010
011
100
101
110
111
Value
Enabled
Disabled (default)
Enabled
Disabled (default)
Reserved
Disabled
Enabled (default)
Enabled
Disabled (default)
reserved
90
60
45
reserved
20
15
30 (default)
Description
Micron Technology, Inc., reserves the right to change products or specifications without notice.
Fixed value = 0b
Enable command on four input lines
Enable command on two input lines
Disable Pad Hold/Reset functionality
The bit must be considered in case of QIFP,
QIEFP, or QIO-SPI protocol. It is “Don’t
Care” otherwise.
Impedance at V
Volatile and Non Volatile Registers
©2010 Micron Technology, Inc. All rights reserved.
CC
/2
Note
39/150