AT32UC3A4128 Atmel Corporation, AT32UC3A4128 Datasheet - Page 725

• Manufacturer Part Number: AT32UC3A4128
• Manufacturer: Atmel Corporation

Specifications of AT32UC3A4128

• Flash (kbytes): 128 Kbytes
• Pin Count: 100
• Max. Operating Frequency: 66 MHz
• Cpu: 32-bit AVR
• Hardware Qtouch Acquisition: No
• Usb Transceiver: 1
• Usb Speed: Hi-Speed
• Usb Interface: Device + OTG
• Spi: 6
• Twi (i2c): 2
• Uart: 4
• Sd / Emmc: 2
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 8
• Adc Resolution (bits): 10
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 128
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: Yes
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 3.0 to 3.6
• Operating Voltage (vcc): 3.0 to 3.6
• Fpu: No
• Mpu / Mmu: Yes / No
• Timers: 6
• Output Compare Channels: 6
• Input Capture Channels: 6
• 32khz Rtc: Yes
• Calibrated Rc Oscillator: Yes

26.8.3.13
Register Name:
Access Type:
Offset:
Reset Value:
• PBYCT: Pipe Byte Count
• CFGOK: Configuration OK Status
• RWALL: Read/Write Allowed
• CURRBK: Current Bank
32072G–11/2011
PACKETI
SHORT
31
23
15
7
-
This field contains the byte count of the FIFO.
For OUT pipe, incremented after each byte written by the user into the pipe and decremented after each byte sent to the
peripheral.
For IN pipe, incremented after each byte received from the peripheral and decremented after each byte read by the user from
the pipe.
This field may be updated 1 clock cycle after the RWALL bit changes, so the user should not poll this field as an interrupt bit.
This bit is set/cleared when the UPCFGn.ALLOC bit is set.
This bit is set if the pipe n number of banks (UPCFGn.PBK) and size (UPCFGn.PSIZE) are correct compared to the maximal
allowed number of banks and size for this pipe and to the maximal FIFO size (i.e., the DPRAM size).
If this bit is cleared, the user should rewrite correct values ot the PBK and PSIZE field in the UPCFGn register.
For OUT pipe, this bit is set when the current bank is not full, i.e., the software can write further data into the FIFO.
For IN pipe, this bit is set when the current bank is not empty, i.e., the software can read further data from the FIFO.
This bit is cleared otherwise.
This bit is also cleared when the RXSTALL or the PERR bit is one.
For non-control pipe, this field indicates the number of the current bank.
0
CURRBK
Pipe n Status Register
CURRBK
RXSTALLDI/
CRCERRI
30
22
14
6
UPSTAn, n in [0..7]
Read-Only
0x0530 + (n * 0x04)
0x00000000
PBYCT[3:0]
0
OVERFI
29
21
13
5
Current Bank
Bank0
NBUSYBK
NAKEDI
28
20
12
4
PBYCT[10:4]
PERRI
27
19
11
3
-
-
UNDERFI
TXSTPI/
CFGOK
26
18
10
2
-
TXOUTI
25
17
9
1
-
DTSEQ
RWALL
RXINI
24
16
8
0
725