ATxmega256A3U Atmel Corporation, ATxmega256A3U Datasheet - Page 35

no-image

ATxmega256A3U

Manufacturer Part Number
ATxmega256A3U
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega256A3U

Flash (kbytes)
256 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
50
Ext Interrupts
50
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
10
Twi (i2c)
2
Uart
7
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
16
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega256A3U-AU
Manufacturer:
TI
Quantity:
12 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega256A3U-MH
Manufacturer:
PANASONIC
Quantity:
1 450
Company:
Part Number:
ATxmega256A3U-MH
Quantity:
5 000
8331A–AVR–07/11
Table 4-10.
• Bit 3:2 – BLBAT[1:0]: Boot Lock Bit Application Table Section
These lock bits control the security level for the application table section. The BLBAT bits can
only be written to a more strict locking. Resetting the BLBAT bits is possible by executing a chip
erase command.
Table 4-11.
BLBAT[1:0]
BLBA[1:0]
11
10
01
00
11
10
01
00
Boot lock bit for the application section.
Boot lock bit for the application table section.
Group Configuration
Group Configuration
RWLOCK
RWLOCK
NOLOCK
NOLOCK
WLOCK
WLOCK
RLOCK
RLOCK
Description
No Lock - no restrictions for SPM and (E)LPM
accessing the application section.
Write lock – SPM is not allowed to write the application
section.
Read lock – (E)LPM executing from the boot loader
section is not allowed to read from the application
section.
If the interrupt vectors are placed in the boot loader
section, interrupts are disabled while executing from the
application section.
Read and write lock – SPM is not allowed to write to the
application section, and (E)LPM executing from the boot
loader section is not allowed to read from the
application section.
If the interrupt vectors are placed in the boot loader
section, interrupts are disabled while executing from the
application section.
Description
No lock – no restrictions for SPM and (E)LPM accessing
the application table section.
Write lock – SPM is not allowed to write the application
table
Read lock – (E)LPM executing from the boot loader
section is not allowed to read from the application table
section.
If the interrupt vectors are placed in the boot loader
section, interrupts are disabled while executing from the
application section.
Read and write lock – SPM is not allowed to write to the
application table section, and (E)LPM executing from
the boot loader section is not allowed to read from the
application table section.
If the interrupt vectors are placed in the boot loader
section, interrupts are disabled while executing from the
application section.
Atmel AVR XMEGA AU
35

Related parts for ATxmega256A3U