ATxmega256A3U Atmel Corporation, ATxmega256A3U Datasheet - Page 62

no-image

ATxmega256A3U

Manufacturer Part Number
ATxmega256A3U
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega256A3U

Flash (kbytes)
256 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
50
Ext Interrupts
50
Usb Transceiver
1
Usb Speed
Full Speed
Usb Interface
Device
Spi
10
Twi (i2c)
2
Uart
7
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
16
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega256A3U-AU
Manufacturer:
TI
Quantity:
12 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3U-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega256A3U-MH
Manufacturer:
PANASONIC
Quantity:
1 450
Company:
Part Number:
ATxmega256A3U-MH
Quantity:
5 000
8331A–AVR–07/11
• Bit 7:6 – SRCRELOAD[1:0]: DMA Channel Source Address Reload
These bits decide the DMA channel source address reload according to
these bits is ignored while the channel is busy.
Table 5-5.
• Bit 5:4 – SRCDIR[1:0]: DMA Channel Source Address Mode
These bits decide the DMA channel source address mode according to
cannot be changed if the channel is busy.
Table 5-6.
• Bit 3:2 – DESTRELOAD[1:0]: DMA Channel Destination Address Reload
These bits decide the DMA channel destination address reload according to
62. These bits cannot be changed if the channel is busy.
Table 5-7.
• Bit 1:0 – DESTDIR[1:0]: DMA Channel Destination Address Mode
These bits decide the DMA channel destination address mode according to
63. These bits cannot be changed if the channel is busy.
DESTRELOAD[1:0]
SRCRELOAD[1:0]
SRCDIR[1:0]
00
01
10
11
00
01
10
11
00
01
10
11
DMA channel source address reload settings.
DMA channel source address mode settings.
DMA channel destination address reload settings.
Group Configuration
Group Configuration
Group Configuration
TRANSACTION
TRANSACTION
BLOCK
BURST
BLOCK
BURST
FIXED
NONE
NONE
DEC
INC
-
Description
Fixed
Increment
Decrement
Reserved
Description
No reload performed.
DMA source address register is reloaded with initial
value at end of each block transfer.
DMA source address register is reloaded with initial
value at end of each burst transfer.
DMA source address register is reloaded with initial
value at end of each transaction.
Description
No reload performed.
DMA channel destination address register is reloaded
with initial value at end of each block transfer.
DMA channel destination address register is reloaded
with initial value at end of each burst transfer.
DMA channel destination address register is reloaded
with initial value at end of each transaction.
Atmel AVR XMEGA AU
Table
Table
Table 5-8 on page
Table 5-7 on page
5-6. These bits
5-5. A write to
62

Related parts for ATxmega256A3U