ST72321AR6-Auto STMicroelectronics, ST72321AR6-Auto Datasheet - Page 161

• Manufacturer Part Number: ST72321AR6-Auto
• Description: 8-bit MCU for automotive with 32 Kbyte Flash, 10-bit ADC, timers, SPI, SCI and I2C interfaces
• Manufacturer: STMicroelectronics

Specifications of ST72321AR6-Auto

• Hdflash Endurance: 100 cycles, data retention 20 years
• Clock Sources: crystal/ceramic resonator oscillators, internal RC oscillator and bypass for external clock
• 4 Power Saving Modes: Halt, Active Halt, Wait and Slow

ST72321xx-Auto
Note:
Error cases
●
●
●
In all these cases, the SCL line is not held low; however, the SDA line can remain low due to
possible ‘0’ bits transmitted last. It is then necessary to release both lines by software.
BERR: Detection of a Stop or a Start condition during a byte transfer. In this case, the
EVF and BERR bits are set by hardware with an interrupt if ITE is set.
Note that BERR will not be set if an error is detected during the first or second pulse of
each 9-bit transaction:
–
–
AF: Detection of a non-acknowledge bit. In this case, the EVF and AF bits are set by
hardware with an interrupt if the ITE bit is set. To resume, set the Start or Stop bit.
The AF bit is cleared by reading the I2CSR2 register. However, if read before the
completion of the transmission, the AF flag will be set again, thus possibly generating a
new interrupt. Software must ensure either that the SCL line is back at 0 before reading
the SR2 register, or be able to correctly handle a second interrupt during the 9th pulse
of a transmitted byte.
ARLO: Detection of an arbitration lost condition.
In this case the ARLO bit is set by hardware (with an interrupt if the ITE bit is set and
the interface goes automatically back to slave mode (the M/SL bit is cleared).
Single Master Mode
If a Start or Stop is issued during the first or second pulse of a 9-bit transaction,
the BERR flag will not be set and transfer will continue however the BUSY flag will
be reset. To work around this, slave devices should issue a NACK when they
receive a misplaced Start or Stop. The reception of a NACK or BUSY by the
master in the middle of communication makes it possible to re-initiate
transmission.
Multimaster Mode
Normally the BERR bit would be set whenever unauthorized transmission takes
place while transfer is already in progress. However, an issue will arise if an
external master generates an unauthorized Start or Stop while the I
on the first or second pulse of a 9-bit transaction. It is possible to work around this
by polling the BUSY bit during I
BUSY bit can then be handled in a similar manner as the BERR flag being set.
Doc ID 13829 Rev 1
2
C master mode transmission. The resetting of the
I2C bus interface (I2C)
2
C master is
161/243