ST72321AR6-Auto STMicroelectronics, ST72321AR6-Auto Datasheet - Page 90

no-image

ST72321AR6-Auto

Manufacturer Part Number
ST72321AR6-Auto
Description
8-bit MCU for automotive with 32 Kbyte Flash, 10-bit ADC, timers, SPI, SCI and I2C interfaces
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST72321AR6-Auto

Hdflash Endurance
100 cycles, data retention 20 years
Clock Sources
crystal/ceramic resonator oscillators, internal RC oscillator and bypass for external clock
4 Power Saving Modes
Halt, Active Halt, Wait and Slow
PWM auto-reload timer (ART)
Figure 37. PWM auto-reload timer function
Figure 38. PWM signal from 0% to 100% duty cycle
12.2.6
12.2.7
Caution:
90/243
AUTO-RELOAD
DUTY CYCLE
(PWMDCRx)
WITH OEx=1
AND OPx=0
WITH OEx=1
AND OPx=1
REGISTER
REGISTER
(ARTARR)
Output compare and time base interrupt
On overflow, the OVF flag of the ARTCSR register is set and an overflow interrupt request is
generated if the overflow interrupt enable bit, OIE, in the ARTCSR register, is set. The OVF
flag must be reset by the user software. This interrupt can be used as a time base in the
application.
External clock and event detector mode
Using the f
external clock event detector. In this mode, the ARTARR register is used to select the
n
The external clock function is not available in Halt mode. If Halt mode is used in the
application, prior to executing the HALT instruction, the counter must be disabled by clearing
the TCE bit in the ARTCSR register to avoid spurious counter increments.
OCRx=FCh
OCRx=FDh
OCRx=FEh
OCRx=FFh
EVENT
COUNTER
f
COUNTER
255
000
number of events to be counted before setting the OVF flag.
EXT
FDh
external prescaler input clock, the auto-reload timer can be used as an
FEh
ARTARR = FDh
Doc ID 13829 Rev 1
FFh
n
EVENT
FDh
= 256 - ARTARR
FEh
FFh
FDh
ST72321xx-Auto
FEh
t
t

Related parts for ST72321AR6-Auto