sc3200 Advanced Micro Devices, sc3200 Datasheet - Page 138

• Manufacturer Part Number: sc3200
• Description: Geode-tm Sc3200 Processor
• Manufacturer: Advanced Micro Devices

5.7.3
The ACK cycle consists of two signals: the ACK clock pulse
sent by the master with each byte transferred, and the ACK
signal sent by the receiving device (see Figure 5-15).
The master generates the ACK clock pulse on the ninth
clock pulse of the byte transfer. The transmitter releases
138
Acknowledge (ACK) Cycle
by Transmitter
Data Output
Data Output
by Receiver
ABD
ABC
Revision 5.1
ABC
Start
Condition
S
Start
Condition
S
Figure 5-16. ACCESS.bus Acknowledge Cycle
MSB
Figure 5-15. ACCESS.bus Data Transaction
1
2 3 - 6
1
Receiver
Interrupt Within
Byte Complete
2 3 - 6
7
8
7
ACK
9
8
the ABD line (permits it to go high) to allow the receiver to
send the ACK signal. The receiver must pull down the ABD
line during the ACK clock pulse, signalling that it has cor-
rectly received the last data byte and is ready to receive the
next byte. Figure 5-16 illustrates the ACK cycle.
Acknowledge
Signal From Receiver
9
1
While Interrupt
Clock Line Held
Low by Receiver
is Serviced
2
3 - 8
Acknowledge
Signal From Receiver
AMD Geode™ SC3200 Processor Data Book
Transmitter Stays Off Bus
During Acknowledge Clock
ACK
9
Stop
Condition
P
SuperI/O Module