pcf8536 NXP Semiconductors, pcf8536 Datasheet - Page 48

no-image

pcf8536

Manufacturer Part Number
pcf8536
Description
Universal Lcd Driver For Low Multiplex Rates Including A 6 Channel Pwm Generator
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pcf85363ATL/AX
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf85363ATT/AJ
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf85363ATT/AJ
0
Part Number:
pcf85363ATT1/AJ
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf8536AT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
PCF8536
Product data sheet
9.2.4 Acknowledge
9.2.5 I
9.2.6 Input filters
The number of data bytes transferred between the START and STOP conditions from
transmitter to receiver is unlimited. Each byte of 8 bits is followed by an acknowledge
cycle.
Acknowledgement on the I
The PCF8536 acts as an I
transmit data to an I
slave address.
To enhance noise immunity in electrically adverse environments, RC low-pass filters are
provided on the SDA and SCL lines.
2
Fig 35. Acknowledgement on the I
C-bus controller
A slave receiver which is addressed must generate an acknowledge after the
reception of each byte.
Also a master receiver must generate an acknowledge after the reception of each
byte that has been clocked out of the slave transmitter.
The device that acknowledges must pull-down the SDA line during the acknowledge
clock pulse, so that the SDA line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times must be considered).
A master receiver must signal an end of data to the transmitter by not generating an
acknowledge on the last byte that has been clocked out of the slave. In this event, the
transmitter must leave the data line HIGH to enable the master to generate a STOP
condition.
by transmitter
data output
by receiver
data output
SCL from
master
All information provided in this document is subject to legal disclaimers.
Universal LCD low multiplex driver with 6 channel PWM generator
2
condition
START
C-bus master receiver. Device selection depends on the I
Rev. 1 — 6 October 2011
S
2
2
C-bus slave receiver. It does not initiate I
C-bus is shown in
1
2
C-bus
Figure
2
35.
not acknowledge
acknowledge
8
2
acknowledgement
C-bus transfers or
clock pulse for
PCF8536
© NXP B.V. 2011. All rights reserved.
9
mbc602
2
C-bus
48 of 74

Related parts for pcf8536