pcf8536 NXP Semiconductors, pcf8536 Datasheet - Page 60

no-image

pcf8536

Manufacturer Part Number
pcf8536
Description
Universal Lcd Driver For Low Multiplex Rates Including A 6 Channel Pwm Generator
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pcf85363ATL/AX
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf85363ATT/AJ
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf85363ATT/AJ
0
Part Number:
pcf85363ATT1/AJ
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pcf8536AT
Manufacturer:
NXP/恩智浦
Quantity:
20 000
NXP Semiconductors
Table 45.
V
are valid within the operating supply voltage and temperature range and referenced to V
of V
[1]
[2]
[3]
[4]
PCF8536
Product data sheet
Symbol
Pin SCL
f
t
t
Pin SDA
t
t
Pins SCL and SDA
t
t
t
t
t
t
t
t
C
t
SCL
LOW
HIGH
SU;DAT
HD;DAT
BUF
SU;STO
HD;STA
SU;STA
r
f
VD;ACK
VD;DAT
SP
DD
b
SS
= 1.8 V to 5.5 V; V
The minimum SCL clock frequency is limited by the bus time-out feature, which resets the serial bus interface if either the SDA or SCL
is held LOW for a minimum of 25 ms. The bus time-out feature must be disabled for DC operation.
t
t
Input filters on the SDA and SCL inputs suppress noise spikes of less than 50 ns.
VD;ACK
VD;DAT
to V
DD
= minimum time for valid SDA output following SCL LOW.
= time for acknowledgement signal from SCL LOW to SDA output LOW.
Timing characteristics: I
Parameter
SCL clock frequency
LOW period of the SCL clock
HIGH period of the SCL clock
data set-up time
data hold time
bus free time between a STOP
and START condition
set-up time for STOP condition
hold time (repeated) START
condition
set-up time for a repeated START
condition
rise time of both SDA and SCL
signals
fall time of both SDA and SCL
signals
data valid acknowledge time
data valid time
capacitive load for each bus line
pulse width of spikes that must be
suppressed by the input filter
. Timing waveforms see
SS
= 0 V; V
Fig 48. RESET timing
LCD
= 2.5 V to 9.0 V; T
Figure
2
C-bus
All information provided in this document is subject to legal disclaimers.
49.
Universal LCD low multiplex driver with 6 channel PWM generator
f
Conditions
f
SCL
SCL
Rev. 1 — 6 October 2011
RESET
= 400 kHz
= 100 kHz
amb
=
40
C to +85
t
RESET(L)
[1]
[2]
[3]
[4]
C; unless otherwise specified. All timing values
1.3
0.6
100
0
0.6
-
Min
-
1.3
0.6
0.6
-
-
-
0.6
0.6
-
IL
013aaa475
and V
0.3V
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
DD
IH
with an input voltage swing
PCF8536
-
-
-
-
400
Max
400
-
-
-
-
0.3
1.0
0.3
-
-
50
© NXP B.V. 2011. All rights reserved.
ns
ns
pF
Unit
kHz
s
s
s
s
s
s
s
s
s
s
s
ns
60 of 74

Related parts for pcf8536