ez80f92 ZiLOG Semiconductor, ez80f92 Datasheet - Page 117

no-image

ez80f92

Manufacturer Part Number
ez80f92
Description
Ez80acclaim Flash Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80f92AZ020EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020EC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020SC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020SG
Manufacturer:
Zilog
Quantity:
20
Part Number:
ez80f92AZ020SG
Manufacturer:
MAX
Quantity:
47
Part Number:
ez80f92AZ020SG
Manufacturer:
ZILOG
Quantity:
3
PS015313-0508
Note:
BRG Control Registers
Recommended Usage of the Baud Rate Generator
The following is the normal sequence of operations that should occur after the eZ80F92
device is powered on to configure the Baud Rate Generator:
UART Baud Rate Generator Register—Low and High Bytes
The registers hold the Low and High bytes of the 16-bit divisor count loaded by the pro-
cessor for UART baud rate generation. The 16-bit clock divisor value is returned by
{UARTx_BRG_H, UARTx_BRG_L}, where x is either 0 or 1 to identify the two available
UART devices. Upon RESET, the 16-bit BRG divisor value resets to
16-bit divisor value must be between
are invalid, and proper operation is not guaranteed. As a result, the minimum BRG clock
divisor ratio is 2.
A Write to either the Low- or High-byte registers for the BRG Divisor Latch causes both
bytes to be loaded into the BRG counter. The count is then restarted.
Bit 7 of the associated UART Line Control register (UARTx_LCTL) must be set to 1 to
access this register. See
Register (UARTx_LCTL) on page 116 for more information.
Table 52. UART Baud Rate Generator Register—Low Bytes(UART0_BRG_L =
00C0h, UART1_BRG_L = 00D0h)
Bit
Reset
CPU Access
Note: R = Read only; R/W = Read/Write.
Assert and deassert RESET
Set UARTx_LCTL[7] to 1 to enable access of the BRG divisor registers
Program the UARTx_BRG_L and UARTx_BRG_H registers
Clear UARTx_LCTL[7] to 0 to disable access of the BRG divisor registers
The UARTx_BRG_L registers share the same address space with the UARTx_RBR
and UARTx_THR registers. The UARTx_BRG_H registers share the same address
space with the UARTx_IER registers. Bit 7 of the associated UART Line Control
register (UARTx_LCTL) must be set to 1 to enable access to the BRG registers.
Table 52
R/W
7
0
and
R/W
6
0
0002h
Table 53
R/W
5
0
and
on page 111. See the UART Line Control
Universal Asynchronous Receiver/Transmitter
FFFFh
R/W
4
0
as the values
R/W
3
0
Product Specification
R/W
2
0
eZ80F92/eZ80F93
0002h
0000h
R/W
. The initial
1
1
and
0001h
R/W
0
0
110

Related parts for ez80f92