ez80f92 ZiLOG Semiconductor, ez80f92 Datasheet - Page 140
![no-image](/images/no-image-200.jpg)
ez80f92
Manufacturer Part Number
ez80f92
Description
Ez80acclaim Flash Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet
1.EZ80F92.pdf
(261 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ez80f92AZ020SG
Manufacturer:
Zilog
Quantity:
20
Company:
Part Number:
ez80f92AZ020SG
Manufacturer:
MAX
Quantity:
47
Company:
Part Number:
ez80f92AZ020SG
Manufacturer:
ZILOG
Quantity:
3
- Current page: 140 of 261
- Download datasheet (4Mb)
PS015313-0508
SPI Functional Description
Table 71. SPI Clock Phase and Clock Polarity Operation
When a master transmits to a slave device via the MOSI signal, the slave device responds
by sending data to the master via the master's MISO signal. The resulting implication is a
full-duplex transmission, with both data out and data in synchronized with the same clock
signal. Thus the byte transmitted is replaced by the byte received and eliminates the
requirement for separate transmit-empty and receive-full status bits. A single status bit,
SPIF, is used to signify that the I/O operation is completed, see the SPI Status Register
(SPI_SR) on page 137.
The SPI is double-buffered on Read, but not on Write. If a Write is performed during data
transfer, the transfer occurs uninterrupted, and the Write is unsuccessful. This condition
causes the WRITE COLLISION (WCOL) status bit in the SPI_SR register to be set. After
a data byte is shifted, the SPIF flag of the SPI_SR register is set.
In SPI MASTER mode, the SCK pin functions as an output. It idles High or Low, depend-
ing on the CPOL bit in the SPI_CTL register, until data is written to the shift register. Data
transfer is initiated by writing to the transmit shift register, SPI_TSR. Eight clocks are then
generated to shift the 8 bits of transmit data out the MOSI pin while shifting in 8 bits of
data on the MISO pin. After transfer, the SCK signal idles.
In SPI SLAVE mode, the start logic receives a logic Low from the SS pin and a clock
input at the SCK pin, and the slave is synchronized to the master. Data from the master is
received serially from the slave MOSI signal and loads the 8-bit shift register. After the
8-bit shift register is loaded, its data is parallel transferred to the Read buffer. During a
Write cycle data is written into the shift register, then the slave waits for the SPI master to
initiate a data transfer, supply a clock signal, and shift the data out on the slave's MISO
signal.
If the CPHA bit in the SPI_CTL register is 0, a transfer begins when SS pin signal goes
Low and the transfer ends when SS goes High after eight clock cycles on SCK. When the
CPHA bit is set to 1, a transfer begins the first time SCK becomes active while SS is Low
and the transfer ends when the SPIF flag gets set.
CPHA
0
0
1
1
CPOL
0
1
0
1
Transmit
Falling
Falling
Rising
Rising
Edge
SCK
Receive
Falling
Falling
Rising
Rising
Edge
SCK
State
SCK
High
High
Low
Low
Idle
Product Specification
Serial Peripheral Interface
eZ80F92/eZ80F93
Characters?
Between
SS High
Yes
Yes
No
No
133
Related parts for ez80f92
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![ez80f91](/images/no-image3.png)
Part Number:
Description:
Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![ez80f915005modg](/images/no-image3.png)
Part Number:
Description:
Ez80f91 Mini Enet Module
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90231](/images/no-image3.png)
Part Number:
Description:
Z90233, Z90234, And Z90231 Ezvision 200 Television Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90212](/images/no-image3.png)
Part Number:
Description:
Digital Television Controllers
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90209](/images/no-image3.png)
Part Number:
Description:
Television Controllers
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90102](/images/no-image3.png)
Part Number:
Description:
40-pin Low-cost Digital Television Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90120](/images/no-image3.png)
Part Number:
Description:
40-pin Low-cost Digital Television Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90349](/images/no-image3.png)
Part Number:
Description:
Digital Television Controller In-circuit Emulator Ice Device
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90341](/images/no-image3.png)
Part Number:
Description:
Digital Television Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z90365](/images/no-image3.png)
Part Number:
Description:
Digital Television Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z16f2811](/images/no-image3.png)
Part Number:
Description:
High Performance Microcontrollers
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z16c30](/images/no-image3.png)
Part Number:
Description:
Cmos Usc Universal Serial Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z16c32](/images/no-image3.png)
Part Number:
Description:
Iusc Integrated Universal Serial Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z16c01](/images/no-image3.png)
Part Number:
Description:
16-bit Processor
Manufacturer:
ZiLOG Semiconductor
Datasheet:
![z16017](/images/no-image3.png)
Part Number:
Description:
Pcmcia Interface Solution
Manufacturer:
ZiLOG Semiconductor
Datasheet: