atmega323l ATMEL Corporation, atmega323l Datasheet - Page 73

no-image

atmega323l

Manufacturer Part Number
atmega323l
Description
Atmega323 8-bit Avr Microcontroller With 32k Bytes Of In-system Programmable Flash
Manufacturer
ATMEL Corporation
Datasheet
The SPI Data Register – SPDR
1457G–AVR–09/03
• Bit 6 – WCOL: Write COLlision Flag
The WCOL bit is set if the SPI Data Register (SPDR) is written during a data transfer.
The WCOL bit (and the SPIF bit) are cleared (zero) by first reading the SPI Status Reg-
ister with WCOL set (one), and then accessing the SPI Data Register.
• Bit 5..1 – Res: Reserved Bits
These bits are reserved bits in the ATmega323 and will always read as zero.
• Bit 0 – SPI2X: Double SPI Speed Bit
When this bit is set (one) the SPI speed (SCK Frequency) will be doubled when the SPI
is in Master mode (see Table 27). This means that the minimum SCK period will be 2
CPU clock periods. When the SPI is configured as Slave, the SPI is only guaranteed to
work at f
The SPI interface on the ATmega323 is also used for Program memory and EEPROM
downloading or uploading. See page 197 for Serial Programming and verification.
The SPI Data Register is a read/write register used for data transfer between the Regis-
ter File and the SPI Shift Register. Writing to the register initiates data transmission.
Reading the register causes the Shift Register Receive buffer to be read.
Bit
$0F ($2F)
Read/Write
Initial Value
ck
/4 or lower.
MSB
R/W
X
7
R/W
6
X
R/W
X
5
R/W
X
4
R/W
3
X
R/W
X
2
ATmega323(L)
R/W
1
X
LSB
R/W
X
0
Undefined
SPDR
73

Related parts for atmega323l