mt90226ag ETC-unknow, mt90226ag Datasheet - Page 36

• Manufacturer Part Number: mt90226ag
• Description: 16/8 Port Tc Phy Device
• Manufacturer: ETC-unknow

36
4.7
Each serial TDM link has assigned S/P and P/S units. The P/S unit takes a byte from the cell RAM and converts it
to a serial bit stream. The S/P unit takes a byte from the DSTi input and converts it to parallel format for use by the
Cell Delineation block.
P/S and S/P units can be set-up differently on a per port and per direction basis (i.e. the transmit and receive function
of the same port can use different configurations). The following features are supported:
•
•
•
•
•
•
•
•
•
When the TXCK and TXSYNC signals are outputs, the source for the TXCLK is software selectable from any of the
RXCK inputs or any of the four external REFCKs. The TXSYNC signal is generated from the TXCK and is
independent from (not aligned with) the RXSYNC or other TXSYNC signals.
programming links as T1 or E1
using ST-BUS and Generic TDM modes
enabling/disabling the P/S and S/P units (if they are disabled the associated outputs are Tri-stated)
selecting TDM timeslots as per mapping registers.
independently programming the polarity of RXCK, TXCK, RXSYNC and TXSYNC signals (Generic TDM
mode only)
generating/accepting TXSYNC and TXCLK signals to support most T1 and E1 framers (depending on the
programmed mode)
monitoring RXSYNC signal period and reporting the unexpected occurrence of a synchronization signal
monitoring TXSYNC signal period (when defined as input) and reporting the unexpected occurrence of a
synchronization signal
generating a TXSYNC pulse on every TDM frame when defined as output
Serial to Parallel (S/P) and Parallel to Serial (P/S) Converters
Zarlink Semiconductor Inc.
Data Sheet