FW82801E Intel, FW82801E Datasheet - Page 41

• Manufacturer Part Number: FW82801E
• Description: Communications I/O Controller Hub
• Manufacturer: Intel

3.2.7
3.2.8
Advance Information Datasheet
Table 13. LPC Interface Signals
Table 14. Interrupt Signals
LPC Interface
Interrupt Interface
PIRQ[G]#/GPIO[4]
PIRQ[H]#/GPIO[5]
LDRQ[1:0]#
LFRAME#
/FWH[3:0]
LAD[3:0]
/FWH[4]
Name
PIRQ[A:D]#
PIRQ[E:F]#
APICD[1:0]
IRQ[14:15]
APICCLK
SERIRQ
Name
Type
I/O
O
I
Type
I/OD
I/OD
I/OD
LPC Multiplexed Command, Address, Data: Internal pull-ups are provided.
LPC Frame: LFRAME# indicates the start of an LPC cycle, or an abort.
LPC Serial DMA/Master Request Inputs: These signals are used to request DMA or
bus master access. Typically, they are connected to external Super I/O device. An
internal pull-up resistor is provided on these signals.
I/O
I
I
Serial Interrupt Request: This pin implements the serial interrupt protocol.
PCI Interrupt Requests: In Non-APIC Mode the PIRQx# signals can be routed
to interrupts 3:7, 9:12, 14, or 15 as described in the Interrupt Steering section.
Each PIRQx# line has a separate Route Control Register.
In APIC mode, these signals are connected to the internal I/O APIC in the
following fashion: PIRQ[A]# is connected to IRQ16, PIRQ[B]# to IRQ17,
PIRQ[C]# to IRQ18, and PIRQ[D]# to IRQ19. This frees the ISA interrupts.
PCI Interrupt Requests: In Non-APIC Mode the PIRQx# signals can be routed
to interrupts 3:7, 9:12, 14 or 15 as described in the Interrupt Steering section.
Each PIRQx# line has a separate Route Control Register.
In APIC mode, these signals are connected to the internal I/O APIC in the
following fashion: PIRQ[E]# is connected to IRQ20, PIRQ[F]# to IRQ21,
PIRQ[G]# to IRQ22, and PIRQ[H]# to IRQ23. This frees the ISA interrupts. If
not needed for interrupts, PIRQ[H:G] can be used as GPIO.
Interrupt Request 14:15: These interrupt inputs are connected to the IDE
drives. IRQ14 is used by the drives connected to the primary controller and
IRQ15 is used by the drives connected to the secondary controller.
APIC Clock: The APIC clock runs at 33.333 MHz.
APIC Data: These bidirectional open drain signals are used to send and
receive data over the APIC bus. As inputs, the data is valid on the rising edge
of APICCLK. As outputs, new data is driven from the rising edge of the
APICCLK.
Description
Description
Intel
®
82801E C-ICH
41