HYB18L128160BC-7.5 QIMONDA [Qimonda AG], HYB18L128160BC-7.5 Datasheet - Page 23

no-image

HYB18L128160BC-7.5

Manufacturer Part Number
HYB18L128160BC-7.5
Description
DRAMs for Mobile Applications 128-Mbit Mobile-RAM
Manufacturer
QIMONDA [Qimonda AG]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HYB18L128160BC-7.5
Manufacturer:
QIMONDA
Quantity:
2 755
2.4.5.1
Data from any READ burst may be truncated using the BURST TERMINATE command (see
that Auto Precharge was not activated. The BURST TERMINATE latency is equal to the CAS latency, i.e. the
BURST TERMINATE command must be issued x clock cycles before the clock edge at which the last desired data
element is valid, where x equals the CAS latency for READ bursts minus 1. This is shown in
BURST TERMINATE command may be used to terminate a full-page READ which does not self-terminate.
Figure 18
2.4.5.2
Clock suspend mode allows to extend any read burst in progress by a variable number of clock cycles. As long as
CKE is registered LOW, the following internal clock pulse(s) will be ignored and data on DQ will remain driven, as
shown in
Data Sheet
Figure
READ Burst Termination
Terminating a READ Burst
Clock Suspend Mode for READ Cycles
19.
23
Functional DescriptionCommands
HY[B/E]18L128160B[C/F]-7.5
128-Mbit Mobile-RAM
05282004-NZNK-8T0D
Page
Rev. 1.71, 2007-01
Figure
34), provided
18. The

Related parts for HYB18L128160BC-7.5