MC9S12Q FREESCALE [Freescale Semiconductor, Inc], MC9S12Q Datasheet - Page 286

no-image

MC9S12Q

Manufacturer Part Number
MC9S12Q
Description
Microcontrollers
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12Q128
Manufacturer:
FREESCALE
Quantity:
4 000
Part Number:
MC9S12Q128CFU
Manufacturer:
FREESCALE
Quantity:
5
Part Number:
MC9S12Q128CPBE16
Manufacturer:
FREESCAL
Quantity:
372
Part Number:
MC9S12Q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MFAE8
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MFUE16
Manufacturer:
MOTOROLA
Quantity:
591
Part Number:
MC9S12Q128MFUE16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC9S12Q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128MPBE16
Manufacturer:
FREESCALE
Quantity:
2 000
Part Number:
MC9S12Q128VFAE16
Manufacturer:
FREESCALE
Quantity:
2 000
Company:
Part Number:
MC9S12Q128VFAE1H
Quantity:
172
Part Number:
MC9S12Q128VFU16
Manufacturer:
FREESCALE
Quantity:
1 831
Chapter 9 Clocks and Reset Generator (CRGV4) Block Description
9.6
The interrupts/reset vectors requested by the CRG are listed in
chapter for related vector addresses and priorities.
9.6.1
The CRGV4 generates a real-time interrupt when the selected interrupt time period elapses. RTI interrupts
are locally disabled by setting the RTIE bit to 0. The real-time interrupt flag (RTIF) is set to 1 when a
timeout occurs, and is cleared to 0 by writing a 1 to the RTIF bit.
The RTI continues to run during pseudo-stop mode if the PRE bit is set to 1. This feature can be used for
periodic wakeup from pseudo-stop if the RTI interrupt is enabled.
9.6.2
The CRGV4 generates a PLL lock interrupt when the LOCK condition of the PLL has changed, either
from a locked state to an unlocked state or vice versa. Lock interrupts are locally disabled by setting the
LOCKIE bit to 0. The PLL Lock interrupt flag (LOCKIF) is set to1 when the LOCK condition has
changed, and is cleared to 0 by writing a 1 to the LOCKIF bit.
9.6.3
The CRGV4 generates a self-clock mode interrupt when the SCM condition of the system has changed,
either entered or exited self-clock mode. SCM conditions can only change if the self-clock mode enable
bit (SCME) is set to 1. SCM conditions are caused by a failing clock quality check after power-on reset
(POR) or low voltage reset (LVR) or recovery from full stop mode (PSTP = 0) or clock monitor failure.
For details on the clock quality check refer to
is enabled (CME = 1) a loss of external clock will also cause a SCM condition (SCME = 1).
SCM interrupts are locally disabled by setting the SCMIE bit to 0. The SCM interrupt flag (SCMIF) is set
to 1 when the SCM condition has changed, and is cleared to 0 by writing a 1 to the SCMIF bit.
286
Interrupts
Real-Time Interrupt
PLL Lock Interrupt
Self-Clock Mode Interrupt
Real-time interrupt
Interrupt Source
LOCK interrupt
SCM interrupt
Table 9-15. CRG Interrupt Vectors
Section 9.4.4, “Clock Quality
MC9S12Q128
Mask
CCR
I bit
I bit
I bit
Rev 1.09
CRGINT (LOCKIE)
CRGINT (SCMIE)
CRGINT (RTIE)
Local Enable
Table
9-15. Refer to the device overview
Checker.” If the clock monitor
Freescale Semiconductor

Related parts for MC9S12Q