HD6412350 Hitachi, HD6412350 Datasheet - Page 308
HD6412350
Manufacturer Part Number
HD6412350
Description
(HD6412350 / HD6432351) 16-BIT MICROCONTROLLER
Manufacturer
Hitachi
Datasheet
1.HD6412350.pdf
(989 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6412350F10
Manufacturer:
HITACHI/日立
Quantity:
20 000
Company:
Part Number:
HD6412350F20
Manufacturer:
RENESAS
Quantity:
648
Company:
Part Number:
HD6412350F20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Company:
Part Number:
HD6412350F20V
Manufacturer:
RENESAS
Quantity:
586
Company:
Part Number:
HD6412350F20V
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6412350F20V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6412350TE20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Company:
Part Number:
HD6412350TE20IV
Manufacturer:
DALLAS
Quantity:
2 874
- Current page: 308 of 989
- Download datasheet (4Mb)
8.2.2
MRB is an 8-bit register that controls the DTC operating mode.
Bit 7—DTC Chain Transfer Enable (CHNE): Specifies chain transfer. With chain transfer, a
number of data transfers can be performed consecutively in response to a single transfer request.
In data transfer with CHNE set to 1, determination of the end of the specified number of transfers,
clearing of the interrupt source flag, and clearing of DTCER is not performed.
Bit 7
CHNE
0
1
Bit 6—DTC Interrupt Select (DISEL): Specifies whether interrupt requests to the CPU are
disabled or enabled after a data transfer.
Bit 6
DISEL
0
1
Bits 5 to 0—Reserved: These bits have no effect on DTC operation in the H8S/2350 Series, and
should always be written with 0.
288
Bit
Initial value
R/W
DTC Mode Register B (MRB)
Description
End of DTC data transfer (activation waiting state is entered)
DTC chain transfer (new register information is read, then data is transferred)
Description
After a data transfer ends, the CPU interrupt is disabled unless the transfer counter is
0 (the DTC clears the interrupt source flag of the activating interrupt to 0)
After a data transfer ends, the CPU interrupt is enabled (the DTC does not clear the
interrupt source flag of the activating interrupt to 0)
:
:
:
CHNE
Unde-
fined
—
7
DISEL
Unde-
fined
—
6
Unde-
fined
—
—
5
Unde-
fined
—
—
4
Unde-
fined
—
—
3
Unde-
fined
—
—
2
Unde-
fined
—
—
1
Unde-
fined
—
—
0
Related parts for HD6412350
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Silicon N-Channel Power MOS FET Module
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
High Speed Power Switching
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
Silicon N-Channel IGBT
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
8MHz V(cc): -0.3 to +7.0V V(in): -0.3 to +0.3V advanced CRT controller (ACRTC)
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-WORD x 4-BIT MULTIPORT CMOS VIDEO RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
65,536-word ? 4-bit High Speed CMOS Static RAM
Manufacturer:
HITACHI
Datasheet:
Part Number:
Description:
SINGLE CHIP CODEC WITH FILTERS(COMBO)
Manufacturer:
HITACHI
Datasheet: