S25FL512SAGMFIG13 Spansion, S25FL512SAGMFIG13 Datasheet - Page 38

no-image

S25FL512SAGMFIG13

Manufacturer Part Number
S25FL512SAGMFIG13
Description
Flash 512Mb 3V 133MHz Serial NOR Flash
Manufacturer
Spansion
Datasheet

Specifications of S25FL512SAGMFIG13

Rohs
yes
Memory Type
Flash
Memory Size
512 MB
Architecture
Uniform
Timing Type
Asynchronous
Interface Type
SPI
Supply Voltage - Max
3.6 V
Supply Voltage - Min
2.7 V
Operating Temperature
- 40 C to + 85 C
Mounting Style
SMD/SMT
Package / Case
SO-16
6.3
38
6.2.1
6.3.1
Reset
Capacitance Characteristics
Power-On (Cold) Reset
3. AC characteristics tables assume clock and data signals have the same slew rate (slope).
4. DDR Operation.
Note:
1. For more information on capacitance, please consult the IBIS models.
The device executes a Power-On Reset (POR) process until a time delay of t
moment that V
and
i.e. no commands may be sent to the device until the end of t
is low during POR and remains low through and beyond the end of t
RESET# returns high. RESET# must return high for greater than t
hardware reset.
RESET#
RESET#
Table 6.3 on page
VCC
CS#
VIO
VCC
CS#
VIO
C
C
OUT
IN
CC
rises above the minimum V
Input Capacitance (applies to SCK, CS#, RESET#)
39. The device must not be selected (CS# to go high with V
tPU
Output Capacitance (applies to All I/O)
tPU
tPU
D a t a
Figure 6.5 Reset High at the End of POR
Figure 6.4 Reset Low at the End of POR
Parameter
S25FL512S
CS# must be high at tPU end
S h e e t
Table 6.2 Capacitance
CC
If RESET# is low at tPU end
threshold. See
CS# may stay high or go low at tPU end
( P r e l i m i n a r y )
If RESET# is high at tPU end
PU
Figure 5.3 on page
. RESET# is ignored during POR. If RESET#
RS
Test Conditions
PU
before returning low to initiate a
1 MHz
1 MHz
, CS# must remain high until t
S25FL512S_00_04 June 13, 2012
PU
has elapsed after the
35,
IO
Min
) during power-up (t
tRH
Table 5.2 on page
Max
8
8
RH
Unit
pF
pF
after
PU
35,
),

Related parts for S25FL512SAGMFIG13