PSD835G2-90UI STMicroelectronics, PSD835G2-90UI Datasheet - Page 119

IC FLASH 4MBIT 90NS 80TQFP

PSD835G2-90UI

Manufacturer Part Number
PSD835G2-90UI
Description
IC FLASH 4MBIT 90NS 80TQFP
Manufacturer
STMicroelectronics
Datasheet

Specifications of PSD835G2-90UI

Format - Memory
FLASH
Memory Type
FLASH
Memory Size
4M (512K x 8)
Speed
90ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
80-TQFP, 80-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
497-2016

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSD835G2-90UI
Manufacturer:
ST
Quantity:
201
Part Number:
PSD835G2-90UI
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
PSD835G2-90UI
Manufacturer:
ST
0
PSD835G2
Revision history
Table 51.
30-Nov-2000
11-Sep-2002
01-Mar-2000
31-Jan-2002
24-Apr-2007
03-Mar-04
12-Feb-09
Date
Document revision history
Revision
1.0
1.1
1.2
2
3
4
5
PSD835G2: Document written in the WSI format. Initial release.
Turbo Off changed from +10 to +12 in
timing,
Table
Table
port F Peripheral Data mode Read timing.
t
t
to 12, respectively and t
12 to 15 in
t
Table
t
min for 70ns speed class changed from 12 to 25, t
speed class changed from 25 to 28 in
PSD835G2: Configurable memory System on a Chip for 8-bit
Microcontrollers.
Front page and back two pages in ST format added to the PDF file.
Any references to Waferscale, WSI, EasyFLASH and PSDsoft 2000
updated to ST, ST, Flash+PSD and PSDsoft.
Document reformatted. No parameters changed.
Document reformatted; mechanical dimensions corrected
Document reformatted. Modified
T
Note 1
Removed SRAM backup battery and related parameters.
Changed TQFP80 to LQFP80, updated
thin, quad, flat package outline
plastic thin, quad, flat package mechanical
text in
CO
HA
LXAX
LXAX
LEAD
min and t
max for 70ns speed class changed from 13 to 15 in
min changed for 70ns speed class changed from 5 to 7 in
min changed for 70ns speed class changed from 5 to 7, t
39, CPLD macrocell Asynchronous Clock mode timing,
40, Input macrocell timing,
41.
removed from
Section 23: Package
Table
modified. Packages are ECOPACK® compliant.
Table
CLA
38, CPLD macrocell Synchronous Clock mode timing,
min for 70ns speed class changed from 5 to 7 and 9
39.
Table 28: Absolute maximum
CLA
mechanical.
min for 90ns speed class changed from
Changes
and
Section : VM
Table
Table 49: LQFP80 - 80-lead
Table
Table
41, Read timing,
Figure 49: LQFP80 - 80 lead
data, added ECOPACK
37, CPLD Combinatorial
42.
register.
WLWH
Revision history
ratings, and
min for 70ns
Table
Table
(Table
119/120
38.
43,
DVWH
49)

Related parts for PSD835G2-90UI