EP9302-CQZ Cirrus Logic Inc, EP9302-CQZ Datasheet - Page 226

• Manufacturer Part Number: EP9302-CQZ
• Description: IC ARM9 SOC PROCESSOR 208LQFP
• Manufacturer: Cirrus Logic Inc
• Series: EP9r

Specifications of EP9302-CQZ

• Program Memory Type: ROMless
• Package / Case: 208-LQFP
• Core Processor: ARM9
• Core Size: 16/32-Bit
• Speed: 200MHz
• Connectivity: EBI/EMI, Ethernet, I²C, IrDA, SPI, UART/USART, USB
• Peripherals: AC'97, DMA, I&sup2:S, LED, MaverickKey, POR, PWM, WDT
• Number Of I /o: 19
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 3.6 V
• Data Converters: A/D 5x12b
• Oscillator Type: External
• Operating Temperature: 0°C ~ 70°C
• Processor Series: EP93xx
• Core: ARM920T
• Data Bus Width: 32 bit
• Data Ram Size: 16 bit
• Interface Type: USB, USART, SPI
• Maximum Clock Frequency: 200 MHz
• Number Of Programmable I/os: 37
• Mounting Style: SMD/SMT
• 3rd Party Development Tools: MDK-ARM, RL-ARM, ULINK2
• Development Tools By Supplier: EDB9302A-Z
• Controller Family/series: (ARM9)
• No. Of I/o's: 19
• Ram Memory Size: 16MB
• Cpu Speed: 200MHz
• No. Of Timers: 4
• Embedded Interface Type: AC97, I2S, SPI, UART, USB
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: 598-1132 - KIT DEVELOPMENT EP9302 ARM9
• Eeprom Size: -
• Program Memory Size: -
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 598-1137

7
HBlankStrtStop
7-44
Raster Engine With Analog/LCD Integrated Timing and Interface
EP93xx User’s Guide
31
15
Address: 0x8003_022C
Default: 0x0000_0000
Definition: Horizontal Blank signal Start/Stop register
Bit Descriptions:
30
14
RSVD
RSVD
29
13
28
12
STRT:
RSVD:
STOP:
27
11
26
10
Copyright 2007 Cirrus Logic
25
9
Start - Read/Write
The STRT value is the value of the Horizontal down
counter at which the HACTIVE signal becomes active
(starts). This indicates the start of the active video portion
for the Horizontal line. Please refer to video signalling
timing diagrams in
is an internal block signal. The active video interval is
controlled by the logical OR of VACTIVE and HACTIVE.
Reserved - Unknown during read
Stop - Read/Write
The STOP value is the value of the Horizontal down
counter at which the HBLANK signal becomes inactive
(stops). This is used to generate the BLANKn signal that is
used by external devices to indicate the end of the active
video portion for the Horizontal line. Please refer to video
signalling timing diagrams in
HBLANK is an internal clock signal. The BLANKn output is
a logical AND of VBLANK and HBLANK.
STRT:Start - Read/Write
The STRT value is the value of the Horizontal down
counter at which the HBLANK signal becomes active
(starts). This is used to generate the BLANKn signal that is
used by external devices to indicate the start of the active
video portion for the Horizontal line. Please refer to video
signalling timing diagrams in
HBLANK is an internal clock signal. The BLANK output is
a logical AND of VBLANK and HBLANK
24
8
23
7
22
6
Figure 7-9
STOP
STRT
21
5
Figure 7-9
Figure 7-9
and
20
4
Figure
19
3
and
and
7-10. HACTIVE
18
2
Figure
Figure
17
1
DS785UM1
7-10.
7-10.
16
0